{"id":"https://openalex.org/W1535719010","doi":"https://doi.org/10.1109/icassp.1987.1169443","title":"A multiprogrammed parallel architecture for digital signal processing","display_name":"A multiprogrammed parallel architecture for digital signal processing","publication_year":2005,"publication_date":"2005-03-24","ids":{"openalex":"https://openalex.org/W1535719010","doi":"https://doi.org/10.1109/icassp.1987.1169443","mag":"1535719010"},"language":"en","primary_location":{"id":"doi:10.1109/icassp.1987.1169443","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1987.1169443","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '87. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100455256","display_name":"Tao Li","orcid":"https://orcid.org/0000-0001-8966-7239"},"institutions":[{"id":"https://openalex.org/I100005738","display_name":"Brigham Young University","ror":"https://ror.org/047rhhm47","country_code":"US","type":"education","lineage":["https://openalex.org/I100005738"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tao Li","raw_affiliation_strings":["Department of Electrical Engineering, Brigham Young University, Provo, UT, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Brigham Young University, Provo, UT, USA","institution_ids":["https://openalex.org/I100005738"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087430192","display_name":"Brent Nelson","orcid":"https://orcid.org/0000-0002-7523-3269"},"institutions":[{"id":"https://openalex.org/I100005738","display_name":"Brigham Young University","ror":"https://ror.org/047rhhm47","country_code":"US","type":"education","lineage":["https://openalex.org/I100005738"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Nelson","raw_affiliation_strings":["Department of Electrical Engineering, Brigham Young University, Provo, UT, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Brigham Young University, Provo, UT, USA","institution_ids":["https://openalex.org/I100005738"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087959449","display_name":"K. Flanagan","orcid":null},"institutions":[{"id":"https://openalex.org/I100005738","display_name":"Brigham Young University","ror":"https://ror.org/047rhhm47","country_code":"US","type":"education","lineage":["https://openalex.org/I100005738"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Flanagan","raw_affiliation_strings":["Department of Electrical Engineering, Brigham Young University, Provo, UT, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Brigham Young University, Provo, UT, USA","institution_ids":["https://openalex.org/I100005738"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007394883","display_name":"Christopher Read","orcid":null},"institutions":[{"id":"https://openalex.org/I100005738","display_name":"Brigham Young University","ror":"https://ror.org/047rhhm47","country_code":"US","type":"education","lineage":["https://openalex.org/I100005738"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. Read","raw_affiliation_strings":["Department of Electrical Engineering, Brigham Young University, Provo, UT, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Brigham Young University, Provo, UT, USA","institution_ids":["https://openalex.org/I100005738"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I100005738"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"12","issue":null,"first_page":"1390","last_page":"1393"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8630402088165283},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.7345647215843201},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6279948949813843},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5752213001251221},{"id":"https://openalex.org/keywords/stream-processing","display_name":"Stream processing","score":0.5731912851333618},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.562953531742096},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5281819105148315},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5054733753204346},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4899429678916931},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.47756654024124146},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2177743911743164},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.20438173413276672}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8630402088165283},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.7345647215843201},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6279948949813843},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5752213001251221},{"id":"https://openalex.org/C107027933","wikidata":"https://www.wikidata.org/wiki/Q2006448","display_name":"Stream processing","level":2,"score":0.5731912851333618},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.562953531742096},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5281819105148315},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5054733753204346},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4899429678916931},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.47756654024124146},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2177743911743164},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.20438173413276672},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icassp.1987.1169443","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1987.1169443","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '87. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1507775453","https://openalex.org/W1546944769","https://openalex.org/W1870614164","https://openalex.org/W1891405901","https://openalex.org/W2134663142","https://openalex.org/W6632831659"],"related_works":["https://openalex.org/W1998013902","https://openalex.org/W2550108858","https://openalex.org/W4247993032","https://openalex.org/W2120424507","https://openalex.org/W1781968824","https://openalex.org/W3145476088","https://openalex.org/W2117274229","https://openalex.org/W1963867998","https://openalex.org/W3002622661","https://openalex.org/W2058198174"],"abstract_inverted_index":{"A":[0],"parallel":[1],"architecture":[2,66],"for":[3],"DSP":[4,29],"algorithms":[5],"is":[6,41,54,71],"presented":[7,72],"along":[8],"with":[9],"a":[10,44,57],"corresponding":[11],"computation":[12,45],"method":[13,70],"known":[14],"as":[15,73,75],"address-directed":[16],"computing.":[17],"This":[18],"approach":[19,39],"overcomes":[20],"the":[21],"large":[22],"amount":[23],"of":[24,59,78],"addressing":[25],"overhead":[26],"in":[27,34],"conventional":[28],"programs,":[30],"especially":[31],"those":[32],"coded":[33],"high":[35],"level":[36],"languages.":[37],"The":[38,51],"used":[40],"to":[42,67],"decompose":[43],"into":[46],"address":[47,52,63],"and":[48],"data":[49],"streams.":[50],"stream":[53],"computed":[55],"using":[56],"set":[58],"n":[60],"concurrently":[61],"operating":[62],"processors.":[64],"An":[65],"implement":[68],"this":[69],"well":[74],"an":[76],"example":[77],"programming":[79],"it.":[80]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}