{"id":"https://openalex.org/W1917088556","doi":"https://doi.org/10.1109/icassp.1986.1169048","title":"Architectural considerations for a sub 10 nanosecond DSP building block family","display_name":"Architectural considerations for a sub 10 nanosecond DSP building block family","publication_year":2005,"publication_date":"2005-03-24","ids":{"openalex":"https://openalex.org/W1917088556","doi":"https://doi.org/10.1109/icassp.1986.1169048","mag":"1917088556"},"language":"en","primary_location":{"id":"doi:10.1109/icassp.1986.1169048","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1986.1169048","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '86. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029954423","display_name":"Robert Owen","orcid":null},"institutions":[{"id":"https://openalex.org/I37891753","display_name":"Integrated Device Technology (United States)","ror":"https://ror.org/03yvs0f43","country_code":"US","type":"company","lineage":["https://openalex.org/I37891753","https://openalex.org/I4210153176"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"R. Owen","raw_affiliation_strings":["Bipolar Integrated Technology, Inc., Saratoga, CA, USA"],"affiliations":[{"raw_affiliation_string":"Bipolar Integrated Technology, Inc., Saratoga, CA, USA","institution_ids":["https://openalex.org/I37891753"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034581342","display_name":"Brian Miller","orcid":"https://orcid.org/0000-0001-7615-3044"},"institutions":[{"id":"https://openalex.org/I37891753","display_name":"Integrated Device Technology (United States)","ror":"https://ror.org/03yvs0f43","country_code":"US","type":"company","lineage":["https://openalex.org/I37891753","https://openalex.org/I4210153176"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Miller","raw_affiliation_strings":["Bipolar Integrated Technology, Inc., Saratoga, CA, USA"],"affiliations":[{"raw_affiliation_string":"Bipolar Integrated Technology, Inc., Saratoga, CA, USA","institution_ids":["https://openalex.org/I37891753"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5029954423"],"corresponding_institution_ids":["https://openalex.org/I37891753"],"apc_list":null,"apc_paid":null,"fwci":0.3557,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.6251008,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"11","issue":null,"first_page":"417","last_page":"420"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.8420199751853943},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.6589886546134949},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6163593530654907},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5448898673057556},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5263648629188538},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5229976177215576},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4919378459453583},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.48876023292541504},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.488591730594635},{"id":"https://openalex.org/keywords/integrated-injection-logic","display_name":"Integrated injection logic","score":0.46058744192123413},{"id":"https://openalex.org/keywords/nanosecond","display_name":"Nanosecond","score":0.4490811824798584},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.37227675318717957},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.26853060722351074},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.266316682100296},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25998762249946594},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.23129478096961975},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.2036527693271637},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.19625318050384521},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.10071027278900146}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.8420199751853943},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.6589886546134949},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6163593530654907},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5448898673057556},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5263648629188538},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5229976177215576},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4919378459453583},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.48876023292541504},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.488591730594635},{"id":"https://openalex.org/C159903706","wikidata":"https://www.wikidata.org/wiki/Q173574","display_name":"Integrated injection logic","level":5,"score":0.46058744192123413},{"id":"https://openalex.org/C51141536","wikidata":"https://www.wikidata.org/wiki/Q838801","display_name":"Nanosecond","level":3,"score":0.4490811824798584},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.37227675318717957},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.26853060722351074},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.266316682100296},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25998762249946594},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.23129478096961975},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.2036527693271637},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.19625318050384521},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.10071027278900146},{"id":"https://openalex.org/C520434653","wikidata":"https://www.wikidata.org/wiki/Q38867","display_name":"Laser","level":2,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icassp.1986.1169048","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1986.1169048","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '86. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W4236454074","https://openalex.org/W6648172675"],"related_works":["https://openalex.org/W3217463396","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W3204929712","https://openalex.org/W4295102875","https://openalex.org/W2015457513","https://openalex.org/W2300671402","https://openalex.org/W2015155483","https://openalex.org/W2547147726","https://openalex.org/W1501277859"],"abstract_inverted_index":{"A":[0],"recently":[1],"announced":[2],"bipolar":[3],"VLSI":[4,76],"fabrication":[5],"process":[6],"provides":[7],"high-speed":[8],"ECL":[9],"gates":[10],"with":[11,31],"substantially":[12],"lower":[13],"power":[14,44],"dissipation":[15,45],"and":[16,46],"smaller":[17],"device":[18],"sizes.":[19],"This":[20,59],"combination":[21],"can":[22],"implement":[23],"a":[24,32,47,72],"16":[25,27],"\u00d7":[26],"bit":[28],"multiplier":[29],"array":[30],"delay":[33],"time":[34],"of":[35,55,66,74],"less":[36,40],"than":[37,41],"10":[38],"nanoseconds,":[39],"2":[42],"watts":[43],"silicon":[48],"area":[49],"comparable":[50],"to":[51,71],"1.5":[52],"micron":[53],"CMOS":[54],"16.3K":[56],"sq.":[57],"mils.":[58],"paper":[60],"will":[61],"discuss":[62],"the":[63],"architectural":[64],"considerations":[65],"applying":[67],"this":[68],"new":[69],"technology":[70],"family":[73],"fixed-point":[75],"building":[77],"blocks":[78],"for":[79],"digital":[80],"signal":[81],"processing":[82],"applications.":[83]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}