{"id":"https://openalex.org/W2117620586","doi":"https://doi.org/10.1109/icassp.1986.1168842","title":"High speed signal processing, pipelining, and VLSI","display_name":"High speed signal processing, pipelining, and VLSI","publication_year":2005,"publication_date":"2005-03-23","ids":{"openalex":"https://openalex.org/W2117620586","doi":"https://doi.org/10.1109/icassp.1986.1168842","mag":"2117620586"},"language":"en","primary_location":{"id":"doi:10.1109/icassp.1986.1168842","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1986.1168842","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '86. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060152645","display_name":"M. Hatamian","orcid":null},"institutions":[{"id":"https://openalex.org/I1283103587","display_name":"AT&T (United States)","ror":"https://ror.org/02bbd5539","country_code":"US","type":"company","lineage":["https://openalex.org/I1283103587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Hatamian","raw_affiliation_strings":["AT and T Bell Laboratories, Inc., Holmdel, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AT and T Bell Laboratories, Inc., Holmdel, NJ, USA","institution_ids":["https://openalex.org/I1283103587"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088500328","display_name":"Glenn L. Cash","orcid":null},"institutions":[{"id":"https://openalex.org/I1283103587","display_name":"AT&T (United States)","ror":"https://ror.org/02bbd5539","country_code":"US","type":"company","lineage":["https://openalex.org/I1283103587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Cash","raw_affiliation_strings":["AT and T Bell Laboratories, Inc., Holmdel, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AT and T Bell Laboratories, Inc., Holmdel, NJ, USA","institution_ids":["https://openalex.org/I1283103587"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7269,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.75206183,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":95},"biblio":{"volume":"11","issue":null,"first_page":"1173","last_page":"1176"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7545366287231445},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7473670244216919},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.6355213522911072},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.5269416570663452},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5212709903717041},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5164394974708557},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.5159904956817627},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.5092617273330688},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.48396065831184387},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.447842538356781},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39956748485565186},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.38399338722229004},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3622312545776367},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.28621935844421387},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.28497013449668884},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.25555044412612915},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09297624230384827}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7545366287231445},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7473670244216919},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.6355213522911072},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.5269416570663452},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5212709903717041},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5164394974708557},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.5159904956817627},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.5092617273330688},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.48396065831184387},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.447842538356781},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39956748485565186},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.38399338722229004},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3622312545776367},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.28621935844421387},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.28497013449668884},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25555044412612915},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09297624230384827},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icassp.1986.1168842","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1986.1168842","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '86. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6600000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1510115303","https://openalex.org/W2075157196"],"related_works":["https://openalex.org/W4232019485","https://openalex.org/W2156857157","https://openalex.org/W2076413498","https://openalex.org/W2164834710","https://openalex.org/W2028052815","https://openalex.org/W2123512677","https://openalex.org/W4327499872","https://openalex.org/W4321517886","https://openalex.org/W2147289961","https://openalex.org/W1526416583"],"abstract_inverted_index":{"In":[0],"this":[1,80],"paper":[2],"we":[3],"discuss":[4],"issues":[5],"arising":[6],"in":[7,62],"the":[8,47],"design":[9,54,81],"of":[10,37,44,49,79],"highly":[11],"pipelined":[12],"VLSI":[13],"circuits":[14],"for":[15],"high-speed":[16],"signal":[17],"processing":[18],"applications.":[19],"Problems":[20],"such":[21],"as":[22],"clock":[23,27],"skew,":[24],"buffer":[25],"design,":[26],"distribution":[28],"network,":[29],"and":[30,35,67,87],"timing":[31],"simulation":[32],"are":[33,40,75,90],"addressed,":[34],"methods":[36],"alleviating":[38],"them":[39],"presented.":[41,76],"The":[42,77],"impact":[43],"technology":[45,66],"on":[46],"degree":[48],"pipelining":[50],"is":[51],"discussed.":[52,92],"Some":[53],"examples,":[55],"including":[56],"an":[57],"8-bit":[58],"systolic":[59,84],"multiplier":[60],"fabricated":[61],"2.5":[63],"micron":[64],"CMOS":[65],"tested":[68],"up":[69],"to":[70,82],"70":[71],"MHz":[72],"multiplication":[73],"rate,":[74],"extension":[78],"a":[83],"multiply-add/accumulate":[85],"chip":[86],"its":[88],"applications":[89],"briefly":[91]},"counts_by_year":[{"year":2021,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}