{"id":"https://openalex.org/W2141748053","doi":"https://doi.org/10.1109/icassp.1986.1168624","title":"A bit-serial VLSI vector quantizer","display_name":"A bit-serial VLSI vector quantizer","publication_year":2005,"publication_date":"2005-03-24","ids":{"openalex":"https://openalex.org/W2141748053","doi":"https://doi.org/10.1109/icassp.1986.1168624","mag":"2141748053"},"language":"en","primary_location":{"id":"doi:10.1109/icassp.1986.1168624","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1986.1168624","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '86. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087430192","display_name":"Brent Nelson","orcid":"https://orcid.org/0000-0002-7523-3269"},"institutions":[{"id":"https://openalex.org/I100005738","display_name":"Brigham Young University","ror":"https://ror.org/047rhhm47","country_code":"US","type":"education","lineage":["https://openalex.org/I100005738"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Nelson","raw_affiliation_strings":["Department of Electrical Engineering, Brigham Young University, Provo, UT, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Brigham Young University, Provo, UT, USA","institution_ids":["https://openalex.org/I100005738"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007394883","display_name":"Christopher Read","orcid":null},"institutions":[{"id":"https://openalex.org/I100005738","display_name":"Brigham Young University","ror":"https://ror.org/047rhhm47","country_code":"US","type":"education","lineage":["https://openalex.org/I100005738"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. Read","raw_affiliation_strings":["Department of Electrical Engineering, Brigham Young University, Provo, UT, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Brigham Young University, Provo, UT, USA","institution_ids":["https://openalex.org/I100005738"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I100005738"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"11","issue":null,"first_page":"2211","last_page":"2214"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9886999726295471,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10688","display_name":"Image and Signal Denoising Methods","score":0.932200014591217,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.9068830013275146},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7223173975944519},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.6040869355201721},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.535888135433197},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5062974691390991},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3743387460708618},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.29544270038604736},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.23297634720802307}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.9068830013275146},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7223173975944519},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.6040869355201721},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.535888135433197},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5062974691390991},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3743387460708618},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29544270038604736},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.23297634720802307},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icassp.1986.1168624","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1986.1168624","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '86. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1684922168","https://openalex.org/W2058431140","https://openalex.org/W2487172176","https://openalex.org/W6637462059"],"related_works":["https://openalex.org/W4283025278","https://openalex.org/W2082432309","https://openalex.org/W817174743","https://openalex.org/W4254559750","https://openalex.org/W2050492524","https://openalex.org/W2998315020","https://openalex.org/W1976665945","https://openalex.org/W2163915119","https://openalex.org/W1572837867","https://openalex.org/W2141748053"],"abstract_inverted_index":{"A":[0],"VLSI":[1,73],"architecture":[2],"for":[3,38,45,95],"a":[4,61,72],"mean":[5],"residual":[6],"reflected":[7],"vector":[8,41],"quantizer":[9,42],"(MRRVQ)":[10],"is":[11],"presented":[12],"which":[13,81],"uses":[14],"bit":[15],"and":[16,28,69],"word":[17],"level":[18],"pipelining":[19],"to":[20,55,87],"increase":[21],"throughput.":[22],"The":[23,65],"tradeoffs":[24],"between":[25],"silicon":[26],"area":[27],"processing":[29],"speed":[30],"are":[31],"described":[32],"along":[33],"with":[34],"two":[35,93],"different":[36],"architectures":[37,47],"implementing":[39],"the":[40,46,83],"algorithm.":[43],"Throughputs":[44],"range":[48],"from":[49],"450,000":[50],"vectors":[51,57],"per":[52,58],"second":[53,59],"down":[54],"28,000":[56],"assuming":[60],"10MHz":[62],"clock":[63],"rate.":[64],"chips":[66],"were":[67],"designed":[68],"implemented":[70],"using":[71],"design":[74,85],"methodology":[75],"known":[76],"as":[77],"Structured":[78],"Tiling":[79],"(ST)":[80],"reduced":[82],"required":[84],"time":[86],"under":[88],"three":[89],"man-months":[90],"including":[91],"only":[92],"weeks":[94],"layout.":[96]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}