{"id":"https://openalex.org/W1742284436","doi":"https://doi.org/10.1109/icassp.1986.1168619","title":"An open architecture CMOS digital signal processor","display_name":"An open architecture CMOS digital signal processor","publication_year":2005,"publication_date":"2005-03-24","ids":{"openalex":"https://openalex.org/W1742284436","doi":"https://doi.org/10.1109/icassp.1986.1168619","mag":"1742284436"},"language":"en","primary_location":{"id":"doi:10.1109/icassp.1986.1168619","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1986.1168619","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '86. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056592539","display_name":"J. Schiappacasse","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"J. Schiappacasse","raw_affiliation_strings":["National Semiconductor Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"National Semiconductor Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044172755","display_name":"M. Schwartz","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Schwartz","raw_affiliation_strings":["National Semiconductor Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"National Semiconductor Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090334269","display_name":"G. Baskerville","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Baskerville","raw_affiliation_strings":["National Semiconductor Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"National Semiconductor Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I74760111"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5056592539"],"corresponding_institution_ids":["https://openalex.org/I74760111"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.08428997,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"11","issue":null,"first_page":"2183","last_page":"2186"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9696000218391418,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9696000218391418,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.746464192867279},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.7345600724220276},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.6990839242935181},{"id":"https://openalex.org/keywords/digital-signal","display_name":"Digital signal","score":0.6031708121299744},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.590055525302887},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5745283365249634},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5660613775253296},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5496004819869995},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5078766942024231},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.4915073812007904},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46865975856781006},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.46303969621658325},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.45694148540496826},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4462767243385315},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17883288860321045},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.1731765866279602},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14239495992660522}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.746464192867279},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.7345600724220276},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.6990839242935181},{"id":"https://openalex.org/C52773712","wikidata":"https://www.wikidata.org/wiki/Q175022","display_name":"Digital signal","level":3,"score":0.6031708121299744},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.590055525302887},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5745283365249634},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5660613775253296},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5496004819869995},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5078766942024231},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.4915073812007904},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46865975856781006},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.46303969621658325},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.45694148540496826},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4462767243385315},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17883288860321045},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.1731765866279602},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14239495992660522},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icassp.1986.1168619","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1986.1168619","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '86. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1556297113","https://openalex.org/W1927072911","https://openalex.org/W2364243492","https://openalex.org/W2352569066","https://openalex.org/W3011743605","https://openalex.org/W2351814024","https://openalex.org/W2106994312","https://openalex.org/W2128041952","https://openalex.org/W2037164307","https://openalex.org/W1792545593"],"abstract_inverted_index":{"The":[0],"LM32900,":[1],"a":[2],"new":[3],"digital":[4],"signal":[5],"microprocessor,":[6],"is":[7],"described.":[8],"Its":[9],"architecture,":[10],"arithmetic":[11],"units,":[12],"indirect":[13],"address":[14],"generation,":[15],"interface":[16],"with":[17],"external":[18],"devices,":[19],"interrupts,":[20],"instruction":[21],"set,":[22],"technical":[23],"support":[24],"and":[25],"hardware":[26],"are":[27],"discussed.":[28]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}