{"id":"https://openalex.org/W1572938089","doi":"https://doi.org/10.1109/icassp.1985.1168508","title":"A reconfigurable systolic primitive processor for signal processing","display_name":"A reconfigurable systolic primitive processor for signal processing","publication_year":2005,"publication_date":"2005-03-23","ids":{"openalex":"https://openalex.org/W1572938089","doi":"https://doi.org/10.1109/icassp.1985.1168508","mag":"1572938089"},"language":"en","primary_location":{"id":"doi:10.1109/icassp.1985.1168508","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1985.1168508","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '85. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045307151","display_name":"T. Stouraitis","orcid":"https://orcid.org/0000-0002-3696-4958"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"T. Stouraitis","raw_affiliation_strings":["Department of Electrical Engineering, University of Florida, Gainesville, FL, USA","University of Florida, Gainesville, FL"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]},{"raw_affiliation_string":"University of Florida, Gainesville, FL","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027145012","display_name":"S. Natarajan","orcid":"https://orcid.org/0000-0002-8765-1038"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Natarajan","raw_affiliation_strings":["Department of Electrical Engineering, University of Florida, Gainesville, FL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108745661","display_name":"F. Taylor","orcid":null},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"F. Taylor","raw_affiliation_strings":["Department of Electrical Engineering, University of Florida, Gainesville, FL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5045307151"],"corresponding_institution_ids":["https://openalex.org/I33213144"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.06764352,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"10","issue":null,"first_page":"280","last_page":"283"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9912999868392944,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7666261792182922},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7308411598205566},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6232126951217651},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.5807470679283142},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.5708178281784058},{"id":"https://openalex.org/keywords/logarithm","display_name":"Logarithm","score":0.4864180088043213},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4646213948726654},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4494546949863434},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.4373266398906708},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.41631942987442017},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33838537335395813}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7666261792182922},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7308411598205566},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6232126951217651},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.5807470679283142},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.5708178281784058},{"id":"https://openalex.org/C39927690","wikidata":"https://www.wikidata.org/wiki/Q11197","display_name":"Logarithm","level":2,"score":0.4864180088043213},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4646213948726654},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4494546949863434},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.4373266398906708},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.41631942987442017},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33838537335395813},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icassp.1985.1168508","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1985.1168508","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '85. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1605296084","https://openalex.org/W1735469170","https://openalex.org/W1987609958","https://openalex.org/W1999736981","https://openalex.org/W2010623798","https://openalex.org/W2052859848","https://openalex.org/W2086467390","https://openalex.org/W2095855674","https://openalex.org/W2111013824","https://openalex.org/W2135817403","https://openalex.org/W2143812865"],"related_works":["https://openalex.org/W2130594209","https://openalex.org/W1950809481","https://openalex.org/W2085988155","https://openalex.org/W2319687164","https://openalex.org/W1556297113","https://openalex.org/W2572037897","https://openalex.org/W2077289773","https://openalex.org/W2352569066","https://openalex.org/W2532375706","https://openalex.org/W4239668215"],"abstract_inverted_index":{"Recent":[0],"developments":[1],"in":[2,91],"the":[3,27,92,101],"area":[4],"of":[5,33,55,108],"logarithmic":[6],"number":[7,54],"systems":[8,62],"have":[9],"demonstrated":[10],"that":[11],"when":[12],"properly":[13],"configured,":[14],"floating":[15],"point":[16,23],"precision":[17],"can":[18,63,95],"be":[19,64,96],"achieved":[20],"at":[21],"fixed":[22],"speeds.":[24],"To":[25],"overcome":[26],"12-bit":[28],"historical":[29],"address":[30],"space":[31],"limit":[32],"high":[34],"speed":[35],"lookup":[36],"memory":[37,83],"devices,":[38],"a":[39,53,68,73,81,106],"new":[40],"Adaptive":[41],"Radix":[42],"Processor":[43],"is":[44,50],"proposed":[45],"and":[46,59],"an":[47],"error":[48,70],"analysis":[49],"performed.":[51],"Interconnecting":[52],"identical":[56,88],"ARPs,":[57],"fast":[58],"compact":[60],"DSP":[61],"designed":[65],"operating":[66],"on":[67],"low":[69],"budget":[71],"over":[72],"large":[74],"dynamic":[75],"range.":[76],"Examples":[77],"are":[78],"presented":[79],"using":[80],"\"shared":[82],"design.":[84],"Finally,":[85],"due":[86],"to":[87,98],"processors":[89],"used":[90,97],"designs":[93],"reconfiguration":[94],"fully":[99],"utilize":[100],"available":[102],"hardware":[103],"and/or":[104],"introduce":[105],"degree":[107],"fault":[109],"tolerance.":[110]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}