{"id":"https://openalex.org/W1894870026","doi":"https://doi.org/10.1109/icassp.1985.1168489","title":"An 18-bit floating-point signal processor VLSI with an on-chip 512W dual-port RAM","display_name":"An 18-bit floating-point signal processor VLSI with an on-chip 512W dual-port RAM","publication_year":2005,"publication_date":"2005-03-23","ids":{"openalex":"https://openalex.org/W1894870026","doi":"https://doi.org/10.1109/icassp.1985.1168489","mag":"1894870026"},"language":"en","primary_location":{"id":"doi:10.1109/icassp.1985.1168489","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1985.1168489","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '85. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043110110","display_name":"H. Yamauchi","orcid":"https://orcid.org/0000-0003-4033-8893"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"H. Yamauchi","raw_affiliation_strings":["Atsugi, Atsugi, Japan","N.T.T., Atsugi, Japan"],"affiliations":[{"raw_affiliation_string":"Atsugi, Atsugi, Japan","institution_ids":[]},{"raw_affiliation_string":"N.T.T., Atsugi, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102937438","display_name":"Takao Kaneko","orcid":"https://orcid.org/0000-0002-9510-013X"},"institutions":[{"id":"https://openalex.org/I4210092597","display_name":"NTT (United States)","ror":"https://ror.org/004cn7092","country_code":"US","type":"company","lineage":["https://openalex.org/I2251713219","https://openalex.org/I4210092597"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T. Kaneko","raw_affiliation_strings":["Atsugi, Atsugi, Japan","Nippon Telegraph & Telephone"],"affiliations":[{"raw_affiliation_string":"Atsugi, Atsugi, Japan","institution_ids":[]},{"raw_affiliation_string":"Nippon Telegraph & Telephone","institution_ids":["https://openalex.org/I4210092597"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056409240","display_name":"Tsutomu Kobayashi","orcid":"https://orcid.org/0000-0002-8795-3183"},"institutions":[{"id":"https://openalex.org/I4210092597","display_name":"NTT (United States)","ror":"https://ror.org/004cn7092","country_code":"US","type":"company","lineage":["https://openalex.org/I2251713219","https://openalex.org/I4210092597"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T. Kobayashi","raw_affiliation_strings":["Atsugi, Atsugi, Japan","Nippon Telegraph & Telephone"],"affiliations":[{"raw_affiliation_string":"Atsugi, Atsugi, Japan","institution_ids":[]},{"raw_affiliation_string":"Nippon Telegraph & Telephone","institution_ids":["https://openalex.org/I4210092597"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101570428","display_name":"Atsushi Iwata","orcid":"https://orcid.org/0000-0001-7308-5314"},"institutions":[{"id":"https://openalex.org/I4210092597","display_name":"NTT (United States)","ror":"https://ror.org/004cn7092","country_code":"US","type":"company","lineage":["https://openalex.org/I2251713219","https://openalex.org/I4210092597"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Iwata","raw_affiliation_strings":["Atsugi, Atsugi, Japan","Nippon Telegraph & Telephone"],"affiliations":[{"raw_affiliation_string":"Atsugi, Atsugi, Japan","institution_ids":[]},{"raw_affiliation_string":"Nippon Telegraph & Telephone","institution_ids":["https://openalex.org/I4210092597"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087041831","display_name":"Shintaro Ono","orcid":"https://orcid.org/0000-0002-2552-6143"},"institutions":[{"id":"https://openalex.org/I4210092597","display_name":"NTT (United States)","ror":"https://ror.org/004cn7092","country_code":"US","type":"company","lineage":["https://openalex.org/I2251713219","https://openalex.org/I4210092597"]},{"id":"https://openalex.org/I4210152081","display_name":"Naval Hospital Yokosuka Japan","ror":"https://ror.org/016ec0748","country_code":"JP","type":"healthcare","lineage":["https://openalex.org/I4210152081"]}],"countries":["JP","US"],"is_corresponding":false,"raw_author_name":"S. Ono","raw_affiliation_strings":["Yokosuka ECL, NTT, Yokosuka, Japan","Nippon Telegraph & Telephone"],"affiliations":[{"raw_affiliation_string":"Yokosuka ECL, NTT, Yokosuka, Japan","institution_ids":["https://openalex.org/I4210152081"]},{"raw_affiliation_string":"Nippon Telegraph & Telephone","institution_ids":["https://openalex.org/I4210092597"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5043110110"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2376,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.7711165,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"10","issue":null,"first_page":"204","last_page":"207"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11233","display_name":"Advanced Adaptive Filtering Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11233","display_name":"Advanced Adaptive Filtering Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7769556045532227},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7081553936004639},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.7030943632125854},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5423120260238647},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5333424210548401},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4852011501789093},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.4796736240386963},{"id":"https://openalex.org/keywords/32-bit","display_name":"32-bit","score":0.45946359634399414},{"id":"https://openalex.org/keywords/16-bit","display_name":"16-bit","score":0.4341752231121063},{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.43335095047950745},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.43068066239356995},{"id":"https://openalex.org/keywords/dynamic-range","display_name":"Dynamic range","score":0.4151996374130249},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.40690526366233826},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34673741459846497},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.28645825386047363},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.24303153157234192},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14290115237236023},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09403678774833679},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08160457015037537}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7769556045532227},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7081553936004639},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.7030943632125854},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5423120260238647},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5333424210548401},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4852011501789093},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.4796736240386963},{"id":"https://openalex.org/C75695347","wikidata":"https://www.wikidata.org/wiki/Q225147","display_name":"32-bit","level":2,"score":0.45946359634399414},{"id":"https://openalex.org/C33652231","wikidata":"https://www.wikidata.org/wiki/Q194368","display_name":"16-bit","level":2,"score":0.4341752231121063},{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.43335095047950745},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.43068066239356995},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.4151996374130249},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.40690526366233826},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34673741459846497},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28645825386047363},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.24303153157234192},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14290115237236023},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09403678774833679},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08160457015037537},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icassp.1985.1168489","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1985.1168489","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '85. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1819521756","https://openalex.org/W2145128367","https://openalex.org/W4256297537"],"related_works":["https://openalex.org/W2121136872","https://openalex.org/W2147143221","https://openalex.org/W2641627002","https://openalex.org/W1516141068","https://openalex.org/W2150044167","https://openalex.org/W2940449892","https://openalex.org/W1882055722","https://openalex.org/W2152716797","https://openalex.org/W1894870026","https://openalex.org/W1951063838"],"abstract_inverted_index":{"A":[0],"brand-new":[1],"floating-point":[2,58,80],"Digital":[3],"Speech":[4],"Signal":[5],"Processor":[6],"VLSI":[7],"(DSSP),":[8],"intended":[9],"for":[10],"a":[11,24,40,46,83],"wide":[12,25],"range":[13,27],"of":[14,49],"applications":[15],"in":[16,38],"speech":[17,22],"processing,":[18],"is":[19,36,64,70],"developed.":[20],"For":[21],"applications,":[23],"dynamic":[26],"vector":[28],"operation":[29],"that":[30,44],"includes":[31],"FFT":[32],"and":[33,61],"complex":[34],"arithmetic":[35],"necessary":[37],"executing":[39],"highly-complicated":[41],"coding":[42],"algorithm":[43],"treats":[45],"large":[47],"amount":[48],"windowed":[50],"data":[51,59],"collectively.":[52],"To":[53],"meet":[54],"this":[55],"requirement,":[56],"the":[57,79],"format":[60],"hardware":[62],"architecture":[63],"extensively":[65],"studied.":[66],"The":[67],"DSSP,":[68],"which":[69],"fabricated":[71],"using":[72],"2.5um":[73],"CMOS":[74],"technology,":[75],"completes":[76],"almost":[77],"all":[78],"operations":[81],"within":[82],"150ns":[84],"machine-cycle.":[85]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}