{"id":"https://openalex.org/W1541705013","doi":"https://doi.org/10.1109/icassp.1985.1168487","title":"Architecture and applications of a second-generation digital signal processor","display_name":"Architecture and applications of a second-generation digital signal processor","publication_year":2005,"publication_date":"2005-03-23","ids":{"openalex":"https://openalex.org/W1541705013","doi":"https://doi.org/10.1109/icassp.1985.1168487","mag":"1541705013"},"language":"en","primary_location":{"id":"doi:10.1109/icassp.1985.1168487","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1985.1168487","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '85. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063731112","display_name":"C. Erskine","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"C. Erskine","raw_affiliation_strings":["Texas Instruments, Inc., Houston, TX, USA","Texas Instruments, Inc., Houston, Texas"],"affiliations":[{"raw_affiliation_string":"Texas Instruments, Inc., Houston, TX, USA","institution_ids":["https://openalex.org/I74760111"]},{"raw_affiliation_string":"Texas Instruments, Inc., Houston, Texas","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071325977","display_name":"S. Magar","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Magar","raw_affiliation_strings":["Texas Instruments, Inc., Houston, TX, USA","Texas Instrum. Inc., Houston, TX, USA"],"affiliations":[{"raw_affiliation_string":"Texas Instruments, Inc., Houston, TX, USA","institution_ids":["https://openalex.org/I74760111"]},{"raw_affiliation_string":"Texas Instrum. Inc., Houston, TX, USA","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038268899","display_name":"E. Caudel","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"E. Caudel","raw_affiliation_strings":["Texas Instruments, Inc., Houston, TX, USA","Texas Instrum. Inc., Houston, TX, USA"],"affiliations":[{"raw_affiliation_string":"Texas Instruments, Inc., Houston, TX, USA","institution_ids":["https://openalex.org/I74760111"]},{"raw_affiliation_string":"Texas Instrum. Inc., Houston, TX, USA","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053552868","display_name":"D. Eassig","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D. Eassig","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5063731112"],"corresponding_institution_ids":["https://openalex.org/I74760111"],"apc_list":null,"apc_paid":null,"fwci":1.0312,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.76966412,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"10","issue":null,"first_page":"228","last_page":"231"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7935349941253662},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6526256799697876},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.637534499168396},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5738307237625122},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.572658121585846},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5678855776786804},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5594574213027954},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5482998490333557},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.5020241737365723},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.49025657773017883},{"id":"https://openalex.org/keywords/media-processor","display_name":"Media processor","score":0.48293444514274597},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.457994282245636},{"id":"https://openalex.org/keywords/digital-signal","display_name":"Digital signal","score":0.45454853773117065},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.4532455503940582},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.42407912015914917},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.1968621015548706}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7935349941253662},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6526256799697876},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.637534499168396},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5738307237625122},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.572658121585846},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5678855776786804},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5594574213027954},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5482998490333557},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.5020241737365723},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.49025657773017883},{"id":"https://openalex.org/C52027705","wikidata":"https://www.wikidata.org/wiki/Q6805986","display_name":"Media processor","level":4,"score":0.48293444514274597},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.457994282245636},{"id":"https://openalex.org/C52773712","wikidata":"https://www.wikidata.org/wiki/Q175022","display_name":"Digital signal","level":3,"score":0.45454853773117065},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.4532455503940582},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.42407912015914917},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.1968621015548706},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icassp.1985.1168487","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1985.1168487","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '85. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7400000095367432,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W3215247250","https://openalex.org/W2169574597","https://openalex.org/W2244686501","https://openalex.org/W2768906480","https://openalex.org/W2005559695","https://openalex.org/W2113248871","https://openalex.org/W2365931855","https://openalex.org/W2067631125","https://openalex.org/W2322214226","https://openalex.org/W2040616554"],"abstract_inverted_index":{"The":[0,25,63],"architecture":[1,64],"and":[2,115,121],"instruction":[3],"set":[4],"of":[5,65,87,92],"a":[6,17,41,69,122],"second-generation":[7],"VLSI":[8,21],"digital":[9,22],"signal":[10,23],"processor":[11,15],"are":[12,82],"described.":[13],"This":[14],"represents":[16],"significant":[18],"advance":[19],"in":[20,59],"processors.":[24],"device":[26,67,99],"may":[27],"be":[28,74],"differentiated":[29],"from":[30],"its":[31],"predecessors":[32],"by":[33],"the":[34,66,85,93,98],"fact":[35],"that":[36],"it":[37],"more":[38,57],"closely":[39],"resembles":[40],"true":[42],"microprocessor":[43],"than":[44],"other":[45],"DSP":[46],"microcomputers.":[47],"Its":[48],"multiprocessor":[49,124],"capabilities":[50],"further":[51],"distinguish":[52],"it,":[53],"allowing":[54],"for":[55,117],"much":[56],"flexibility":[58],"overall":[60],"system":[61],"design.":[62],"allows":[68],"dual":[70],"bus":[71,79],"structure":[72],"to":[73],"maintained":[75],"on-chip,":[76],"while":[77],"external":[78,107],"hardware":[80,114],"requirements":[81],"minimized":[83],"via":[84],"multiplexing":[86],"these":[88],"busses":[89],"externally.":[90],"Some":[91],"notable":[94],"features":[95],"incorporated":[96],"onto":[97],"include":[100],"two":[101],"large":[102,106],"on-chip":[103],"RAM":[104],"blocks,":[105],"program/data":[108],"address":[109],"spaces,":[110],"single-cycle":[111],"multiply/accumulate":[112],"instructions,":[113],"instructions":[116],"efficient":[118],"memory":[119],"management,":[120],"versatile":[123],"interface.":[125]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}