{"id":"https://openalex.org/W1516141068","doi":"https://doi.org/10.1109/icassp.1985.1168480","title":"A 32 bit 15M flop floating point programmable signal processor architecture for VLSI implementation","display_name":"A 32 bit 15M flop floating point programmable signal processor architecture for VLSI implementation","publication_year":2005,"publication_date":"2005-03-23","ids":{"openalex":"https://openalex.org/W1516141068","doi":"https://doi.org/10.1109/icassp.1985.1168480","mag":"1516141068"},"language":"en","primary_location":{"id":"doi:10.1109/icassp.1985.1168480","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1985.1168480","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '85. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069840531","display_name":"J. Hesson","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"J. Hesson","raw_affiliation_strings":["Santa Barbara, CA, USA","Independent Consultant, Santa Barbara, California"],"affiliations":[{"raw_affiliation_string":"Santa Barbara, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Independent Consultant, Santa Barbara, California","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5069840531"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05999232,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"10","issue":null,"first_page":"196","last_page":"199"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.980400025844574,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.980400025844574,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9574999809265137,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9472000002861023,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floating-point-unit","display_name":"Floating-point unit","score":0.8747042417526245},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.7318674325942993},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.713302493095398},{"id":"https://openalex.org/keywords/arithmetic-logic-unit","display_name":"Arithmetic logic unit","score":0.6967371106147766},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.6011980772018433},{"id":"https://openalex.org/keywords/32-bit","display_name":"32-bit","score":0.5836796760559082},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5559045076370239},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.5413435101509094},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5186787843704224},{"id":"https://openalex.org/keywords/16-bit","display_name":"16-bit","score":0.4875950217247009},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.43918824195861816},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.4110785722732544},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3866831660270691},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37510451674461365},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.2598716616630554}],"concepts":[{"id":"https://openalex.org/C110305270","wikidata":"https://www.wikidata.org/wiki/Q733507","display_name":"Floating-point unit","level":3,"score":0.8747042417526245},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.7318674325942993},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.713302493095398},{"id":"https://openalex.org/C100276221","wikidata":"https://www.wikidata.org/wiki/Q192903","display_name":"Arithmetic logic unit","level":2,"score":0.6967371106147766},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.6011980772018433},{"id":"https://openalex.org/C75695347","wikidata":"https://www.wikidata.org/wiki/Q225147","display_name":"32-bit","level":2,"score":0.5836796760559082},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5559045076370239},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.5413435101509094},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5186787843704224},{"id":"https://openalex.org/C33652231","wikidata":"https://www.wikidata.org/wiki/Q194368","display_name":"16-bit","level":2,"score":0.4875950217247009},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.43918824195861816},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.4110785722732544},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3866831660270691},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37510451674461365},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.2598716616630554},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icassp.1985.1168480","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1985.1168480","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '85. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"},{"id":"pmh:oai:publica.fraunhofer.de:publica/313796","is_oa":false,"landing_page_url":"https://publica.fraunhofer.de/handle/publica/313796","pdf_url":null,"source":{"id":"https://openalex.org/S4306400318","display_name":"Fraunhofer-Publica (Fraunhofer-Gesellschaft)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4923324","host_organization_name":"Fraunhofer-Gesellschaft","host_organization_lineage":["https://openalex.org/I4923324"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"conference paper"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.5699999928474426}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2135650387","https://openalex.org/W1516141068","https://openalex.org/W4298193904","https://openalex.org/W2147143221","https://openalex.org/W2641627002","https://openalex.org/W2129001793","https://openalex.org/W2417146389","https://openalex.org/W2111389635","https://openalex.org/W1615711431","https://openalex.org/W2011924194"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"the":[3,32,40,46],"architecture":[4],"is":[5],"described":[6],"for":[7,23],"a":[8,28,35],"32":[9],"bit,":[10],"15M":[11],"FLOP":[12],"floating":[13],"point":[14],"programmable":[15],"signal":[16],"processor":[17,47],"that":[18,43],"has":[19],"been":[20],"designed":[21],"specifically":[22],"gate":[24],"array":[25],"implementation.":[26],"After":[27],"brief":[29],"discussion":[30],"of":[31,39],"overall":[33],"system":[34],"more":[36],"indepth":[37],"review":[38],"6":[41,52],"chips":[42,53],"make":[44],"up":[45],"will":[48],"be":[49],"given.":[50],"The":[51],"are:":[54],"Microprogrammed":[55],"Sequencer":[56],"Unit,":[57,71,74],"Address":[58],"Computation":[59],"Units":[60],"Floating":[61,65,68],"Point":[62,66,69],"Execution":[63],"Unit:":[64],"Multiplier,":[67],"Arithmetic":[70],"Multiport":[72],"Memory":[73],"Divide/Square":[75],"Root":[76],"Unit.":[77]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}