{"id":"https://openalex.org/W2149120635","doi":"https://doi.org/10.1109/icassp.1985.1168280","title":"Programming techniques for PA&amp;gt;sup&amp;lt;3&amp;gt;/sup&amp;lt;architectures","display_name":"Programming techniques for PA&amp;gt;sup&amp;lt;3&amp;gt;/sup&amp;lt;architectures","publication_year":2005,"publication_date":"2005-03-23","ids":{"openalex":"https://openalex.org/W2149120635","doi":"https://doi.org/10.1109/icassp.1985.1168280","mag":"2149120635"},"language":"en","primary_location":{"id":"doi:10.1109/icassp.1985.1168280","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1985.1168280","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '85. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"N. Venkateswaran","orcid":null},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"facility","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"N. Venkateswaran","raw_affiliation_strings":["Centre for Systems and Devices, Indian Institute of Technology, Chennai, India"],"affiliations":[{"raw_affiliation_string":"Centre for Systems and Devices, Indian Institute of Technology, Chennai, India","institution_ids":["https://openalex.org/I24676775"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109186271","display_name":"K.M.M. Prabhu","orcid":null},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"facility","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"K. Prabhu","raw_affiliation_strings":["Centre for Systems and Devices, Indian Institute of Technology, Chennai, India"],"affiliations":[{"raw_affiliation_string":"Centre for Systems and Devices, Indian Institute of Technology, Chennai, India","institution_ids":["https://openalex.org/I24676775"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I24676775"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.22262285,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"10","issue":null,"first_page":"1376","last_page":"1379"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6050444841384888},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5593112111091614},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.5031177401542664},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.4359782040119171},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3483225107192993},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2926274836063385},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2751871943473816},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18133553862571716}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6050444841384888},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5593112111091614},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.5031177401542664},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.4359782040119171},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3483225107192993},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2926274836063385},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2751871943473816},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18133553862571716},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icassp.1985.1168280","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1985.1168280","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '85. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5199999809265137,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2022544890","https://openalex.org/W2394097730","https://openalex.org/W2165367082","https://openalex.org/W2051487156","https://openalex.org/W2073681303","https://openalex.org/W2128178765","https://openalex.org/W1972641423","https://openalex.org/W2769996735"],"abstract_inverted_index":{"A":[0],"novel":[1],"VLSI":[2,42,62],"architecture,":[3],"PA":[4,22,102,113,153],"<sup":[5,23,78,103,114,154],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[6,24,79,104,115,155],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">3</sup>":[7,25,80,105,116,156],"(Programmable":[8],"Array":[9,11],"of":[10,21,34,76,93,123],"Adders)":[12],"is":[13,27,87,96,118],"introduced":[14],"in":[15,17,89,145],"depth":[16],"[1,2].":[18],"The":[19,91],"concept":[20],"architecture":[26],"a":[28,152],"major":[29],"attempt":[30],"towards":[31],"the":[32,60,69,99,112,127],"realization":[33],"an":[35],"efficient":[36],"and":[37,72],"effective":[38],"universal":[39],"mask/field":[40],"programmable":[41],"macrocell":[43],"structure":[44],"for":[45],"special-purpose,":[46],"as":[47,49],"well":[48],"general":[50],"purpose,":[51],"system":[52,67],"implementations.":[53],"This":[54,137],"leads":[55],"to":[56,84,97,107,130],"several":[57],"advantages":[58],"over":[59],"conventional":[61],"architectures.":[63],"An":[64],"integrated":[65],"database":[66],"describing":[68,126],"logic":[70],"model":[71,74],"circuit":[73],"(macro)":[75],"the-PA":[77],"macrocell,":[81],"with":[82],"regard":[83],"layout":[85],"model,":[86],"presented":[88],"[1].":[90],"objective":[92],"this":[94],"paper":[95],"discuss":[98],"programming":[100],"techniques-for":[101],"arrays":[106,117],"realize":[108],"functional":[109,128],"systems.":[110],"Programming":[111],"achieved":[119],"by":[120],"direct":[121],"mapping":[122,138],"Boolean":[124],"expressions,":[125],"systems":[129],"be":[131,140],"implemented":[132],"using":[133],"these":[134],"expandable":[135],"arrays.":[136],"can":[139],"performed":[141],"either":[142],"manually":[143],"(resulting":[144],"better":[146],"chip":[147],"area":[148],"usage)":[149],"or":[150],"through":[151],"compiler.":[157]},"counts_by_year":[],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-10-10T00:00:00"}