{"id":"https://openalex.org/W2149120635","doi":"https://doi.org/10.1109/icassp.1985.1168280","title":"Programming techniques for PA>sup<3>/sup<architectures","display_name":"Programming techniques for PA>sup<3>/sup<architectures","publication_year":2005,"publication_date":"2005-03-23","ids":{"openalex":"https://openalex.org/W2149120635","doi":"https://doi.org/10.1109/icassp.1985.1168280","mag":"2149120635"},"language":"en","primary_location":{"id":"doi:10.1109/icassp.1985.1168280","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1985.1168280","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '85. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"N. Venkateswaran","orcid":null},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"education","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"N. Venkateswaran","raw_affiliation_strings":["Centre for Systems and Devices, Indian Institute of Technology, Chennai, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre for Systems and Devices, Indian Institute of Technology, Chennai, India","institution_ids":["https://openalex.org/I24676775"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109186271","display_name":"K.M.M. Prabhu","orcid":null},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"education","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"K. Prabhu","raw_affiliation_strings":["Centre for Systems and Devices, Indian Institute of Technology, Chennai, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre for Systems and Devices, Indian Institute of Technology, Chennai, India","institution_ids":["https://openalex.org/I24676775"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I24676775"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.23449547,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"10","issue":null,"first_page":"1376","last_page":"1379"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6050444841384888},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5593112111091614},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.5031177401542664},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.4359782040119171},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3483225107192993},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2926274836063385},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2751871943473816},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18133553862571716}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6050444841384888},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5593112111091614},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.5031177401542664},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.4359782040119171},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3483225107192993},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2926274836063385},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2751871943473816},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18133553862571716},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icassp.1985.1168280","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1985.1168280","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '85. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5199999809265137}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2022544890","https://openalex.org/W2394097730","https://openalex.org/W2165367082","https://openalex.org/W2051487156","https://openalex.org/W2073681303","https://openalex.org/W2128178765","https://openalex.org/W1972641423","https://openalex.org/W2769996735"],"abstract_inverted_index":{"A":[0],"novel":[1],"VLSI":[2,34,54],"architecture,":[3],"PA3(Programmable":[4],"Array":[5,7],"of":[6,17,26,68,81,103],"Adders)":[8],"is":[9,19,75,84,98],"introduced":[10],"in":[11,13,77,125],"depth":[12],"[1,2].":[14],"The":[15,79],"concept":[16],"PA3architecture":[18],"a":[20,132],"major":[21],"attempt":[22],"towards":[23],"the":[24,52,61,87,96,107],"realization":[25],"an":[27],"efficient":[28],"and":[29,64],"effective":[30],"universal":[31],"mask/field":[32],"programmable":[33],"macrocell":[35],"structure":[36],"for":[37],"special-purpose,":[38],"as":[39,41],"well":[40],"general":[42],"purpose,":[43],"system":[44,59],"implementations.":[45],"This":[46,117],"leads":[47],"to":[48,72,85,91,110],"several":[49],"advantages":[50],"over":[51],"conventional":[53],"architectures.":[55],"An":[56],"integrated":[57],"database":[58],"describing":[60,106],"logic":[62],"model":[63,66],"circuit":[65],"(macro)":[67],"the-PA3macrocell,":[69],"with":[70],"regard":[71],"layout":[73],"model,":[74],"presented":[76],"[1].":[78],"objective":[80],"this":[82],"paper":[83],"discuss":[86],"programming":[88],"techniques-for":[89],"PA3arrays":[90,97],"realize":[92],"functional":[93,108],"systems.":[94],"Programming":[95],"achieved":[99],"by":[100],"direct":[101],"mapping":[102,118],"Boolean":[104],"expressions,":[105],"systems":[109],"be":[111,120],"implemented":[112],"using":[113],"these":[114],"expandable":[115],"arrays.":[116],"can":[119],"performed":[121],"either":[122],"manually":[123],"(resulting":[124],"better":[126],"chip":[127],"area":[128],"usage)":[129],"or":[130],"through":[131],"PA3compiler.":[133]},"counts_by_year":[],"updated_date":"2026-07-31T08:31:51.225901","created_date":"2025-10-10T00:00:00"}