{"id":"https://openalex.org/W1577791899","doi":"https://doi.org/10.1109/icassp.1985.1168243","title":"VLSI Architecture for a one chip video median filter","display_name":"VLSI Architecture for a one chip video median filter","publication_year":2005,"publication_date":"2005-03-23","ids":{"openalex":"https://openalex.org/W1577791899","doi":"https://doi.org/10.1109/icassp.1985.1168243","mag":"1577791899"},"language":"en","primary_location":{"id":"doi:10.1109/icassp.1985.1168243","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1985.1168243","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '85. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009161645","display_name":"N. Demassieux","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"N. Demassieux","raw_affiliation_strings":["ENST, Paris Cedex, France"],"affiliations":[{"raw_affiliation_string":"ENST, Paris Cedex, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068427334","display_name":"F. Jutand","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"F. Jutand","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033652924","display_name":"M. Saint-Paul","orcid":"https://orcid.org/0000-0001-8212-4063"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Saint-Paul","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5044148043","display_name":"Michel Dana","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Dana","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5009161645"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8812,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.74653107,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"10","issue":null,"first_page":"1001","last_page":"1004"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10688","display_name":"Image and Signal Denoising Methods","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10688","display_name":"Image and Signal Denoising Methods","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11659","display_name":"Advanced Image Fusion Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.8710509538650513},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7740665674209595},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.5916914343833923},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5782797932624817},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.5718345642089844},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5322173833847046},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5259963274002075},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5200074315071106},{"id":"https://openalex.org/keywords/video-processing","display_name":"Video processing","score":0.47319766879081726},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46841803193092346},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.46748727560043335},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.44093117117881775},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4406566023826599},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4200690984725952},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.39387694001197815},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2118036150932312},{"id":"https://openalex.org/keywords/computer-vision","display_name":"Computer vision","score":0.18873366713523865},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08376625180244446}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.8710509538650513},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7740665674209595},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.5916914343833923},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5782797932624817},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.5718345642089844},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5322173833847046},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5259963274002075},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5200074315071106},{"id":"https://openalex.org/C65483669","wikidata":"https://www.wikidata.org/wiki/Q3536669","display_name":"Video processing","level":2,"score":0.47319766879081726},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46841803193092346},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.46748727560043335},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.44093117117881775},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4406566023826599},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4200690984725952},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.39387694001197815},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2118036150932312},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.18873366713523865},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08376625180244446},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icassp.1985.1168243","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1985.1168243","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '85. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2017369466","https://openalex.org/W2061436247","https://openalex.org/W2067681708","https://openalex.org/W2107705503","https://openalex.org/W2150570534"],"related_works":["https://openalex.org/W2120447654","https://openalex.org/W2977179488","https://openalex.org/W2144453115","https://openalex.org/W2128223750","https://openalex.org/W4238532390","https://openalex.org/W2188872161","https://openalex.org/W2961779879","https://openalex.org/W797688974","https://openalex.org/W4244547561","https://openalex.org/W2011616113"],"abstract_inverted_index":{"Real-time":[0],"image":[1,46],"processing":[2],"in":[3],"an":[4],"application":[5],"environment":[6],"needs":[7],"a":[8,19,27,60,65],"set":[9],"of":[10,13],"low-cost":[11],"implementations":[12],"various":[14],"algorithms.":[15],"This":[16],"paper":[17],"presents":[18],"one":[20],"chip":[21,63],"VLSI":[22],"median":[23],"filter":[24],"based":[25],"on":[26],"systolic":[28],"processor":[29],"and":[30,40],"working":[31],"at":[32],"video":[33],"rate.":[34],"It":[35],"includes":[36],"its":[37],"own":[38],"memory":[39,47],"can":[41],"be":[42],"used":[43],"without":[44],"any":[45],"for":[48],"on-line":[49],"processing.":[50],"The":[51],"architectural":[52],"choices":[53],"have":[54],"made":[55],"it":[56],"possible":[57],"to":[58],"design":[59],"small":[61],"size":[62],"with":[64],"high":[66],"performance":[67],"level.":[68]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}