{"id":"https://openalex.org/W1506462183","doi":"https://doi.org/10.1109/icassp.1985.1168228","title":"VLSI Implementation of a linear systolic array","display_name":"VLSI Implementation of a linear systolic array","publication_year":2005,"publication_date":"2005-03-23","ids":{"openalex":"https://openalex.org/W1506462183","doi":"https://doi.org/10.1109/icassp.1985.1168228","mag":"1506462183"},"language":"en","primary_location":{"id":"doi:10.1109/icassp.1985.1168228","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1985.1168228","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '85. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037206551","display_name":"J.G. Nash","orcid":"https://orcid.org/0000-0001-6525-5707"},"institutions":[{"id":"https://openalex.org/I200576644","display_name":"HRL Laboratories (United States)","ror":"https://ror.org/05p7te762","country_code":"US","type":"company","lineage":["https://openalex.org/I200576644"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"J. Nash","raw_affiliation_strings":["Hughes Research Laboratories, Inc., Malibu, CA, USA"],"affiliations":[{"raw_affiliation_string":"Hughes Research Laboratories, Inc., Malibu, CA, USA","institution_ids":["https://openalex.org/I200576644"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061193474","display_name":"C. Petrozolin","orcid":null},"institutions":[{"id":"https://openalex.org/I200576644","display_name":"HRL Laboratories (United States)","ror":"https://ror.org/05p7te762","country_code":"US","type":"company","lineage":["https://openalex.org/I200576644"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. Petrozolin","raw_affiliation_strings":["Hughes Research Laboratories, Inc., Malibu, CA, USA"],"affiliations":[{"raw_affiliation_string":"Hughes Research Laboratories, Inc., Malibu, CA, USA","institution_ids":["https://openalex.org/I200576644"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5037206551"],"corresponding_institution_ids":["https://openalex.org/I200576644"],"apc_list":null,"apc_paid":null,"fwci":0.8775,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.78787559,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"10","issue":null,"first_page":"1392","last_page":"1395"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11797","display_name":"graph theory and CDMA systems","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7495343089103699},{"id":"https://openalex.org/keywords/modularity","display_name":"Modularity (biology)","score":0.6886717081069946},{"id":"https://openalex.org/keywords/toeplitz-matrix","display_name":"Toeplitz matrix","score":0.6375834345817566},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6163546442985535},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.6018198132514954},{"id":"https://openalex.org/keywords/systolic-array","display_name":"Systolic array","score":0.5790747404098511},{"id":"https://openalex.org/keywords/emphasis","display_name":"Emphasis (telecommunications)","score":0.5126084685325623},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4343879520893097},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42000776529312134},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.24562183022499084},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18964621424674988},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12419602274894714}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7495343089103699},{"id":"https://openalex.org/C2779478453","wikidata":"https://www.wikidata.org/wiki/Q6889748","display_name":"Modularity (biology)","level":2,"score":0.6886717081069946},{"id":"https://openalex.org/C147710293","wikidata":"https://www.wikidata.org/wiki/Q849428","display_name":"Toeplitz matrix","level":2,"score":0.6375834345817566},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6163546442985535},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.6018198132514954},{"id":"https://openalex.org/C150741067","wikidata":"https://www.wikidata.org/wiki/Q2377218","display_name":"Systolic array","level":3,"score":0.5790747404098511},{"id":"https://openalex.org/C177454536","wikidata":"https://www.wikidata.org/wiki/Q578290","display_name":"Emphasis (telecommunications)","level":2,"score":0.5126084685325623},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4343879520893097},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42000776529312134},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.24562183022499084},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18964621424674988},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12419602274894714},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icassp.1985.1168228","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1985.1168228","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '85. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1987719383","https://openalex.org/W2086627000","https://openalex.org/W2117039934","https://openalex.org/W2161487138","https://openalex.org/W4245631294","https://openalex.org/W6683964449"],"related_works":["https://openalex.org/W2153819599","https://openalex.org/W2255426644","https://openalex.org/W2055105357","https://openalex.org/W2072124641","https://openalex.org/W2018956713","https://openalex.org/W1971573522","https://openalex.org/W2038682752","https://openalex.org/W2142131433","https://openalex.org/W2739720767","https://openalex.org/W2105613219"],"abstract_inverted_index":{"Linear":[0],"systolic":[1,89],"arrays":[2,27],"are":[3],"well":[4],"known":[5],"examples":[6],"of":[7,30,53,57,71],"a":[8,93,108],"concurrent":[9],"systems":[10],"approach":[11],"which":[12],"provides":[13],"the":[14,39,51,54,69],"potential":[15],"for":[16,98],"high":[17,100],"performance":[18,101],"and":[19,37,102],"flexibility":[20],"without":[21],"attendant":[22],"design":[23,103],"complexity[1].":[24],"Generally":[25],"such":[26,72],"take":[28],"problems":[29],"O(n":[31],"<sup":[32],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[33],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[34],")":[35],"complexity":[36],"provide":[38],"solution":[40],"in":[41],"O(n)":[42,46],"time":[43],"steps":[44],"using":[45],"processors,":[47],"where":[48],"n":[49],"is":[50],"order":[52],"system":[55],"(number":[56],"unknowns":[58],"or":[59],"filter":[60],"poles).":[61],"Although":[62],"much":[63],"work":[64],"has":[65],"been":[66,79],"done":[67],"defining":[68],"capabilities":[70],"an":[73,85],"array":[74,90],"[2],":[75],"very":[76],"few":[77,109],"have":[78],"built":[80],"[3,4,5].":[81],"We":[82,105],"describe":[83,107],"here":[84],"operational":[86],"prototype":[87],"linear":[88,116],"that":[91],"uses":[92],"custom":[94],"designed":[95],"VLSI":[96],"chip":[97],"modularity,":[99],"simplicity.":[104],"also":[106],"applications":[110],"examples,":[111],"with":[112],"emphasis":[113],"on":[114],"Toeplitz":[115],"systems,":[117],"to":[118],"illustrate":[119],"its":[120],"operation.":[121]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}