{"id":"https://openalex.org/W1488703259","doi":"https://doi.org/10.1109/icassp.1984.1172605","title":"An FFT systolic processor and its applications","display_name":"An FFT systolic processor and its applications","publication_year":2005,"publication_date":"2005-03-24","ids":{"openalex":"https://openalex.org/W1488703259","doi":"https://doi.org/10.1109/icassp.1984.1172605","mag":"1488703259"},"language":"en","primary_location":{"id":"doi:10.1109/icassp.1984.1172605","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1984.1172605","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '84. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002671420","display_name":"T. Joe Willey","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156325","display_name":"Hewlett-Packard (United Kingdom)","ror":"https://ror.org/05g4mtv59","country_code":"GB","type":"company","lineage":["https://openalex.org/I1324840837","https://openalex.org/I4210156325"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"T. Willey","raw_affiliation_strings":["Research and Development Department, Hewlett Packard Limited, South Queensferry, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Research and Development Department, Hewlett Packard Limited, South Queensferry, UK","institution_ids":["https://openalex.org/I4210156325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010254431","display_name":"T.S. Durrani","orcid":"https://orcid.org/0000-0002-8813-6118"},"institutions":[{"id":"https://openalex.org/I181647926","display_name":"University of Strathclyde","ror":"https://ror.org/00n3w3b69","country_code":"GB","type":"education","lineage":["https://openalex.org/I181647926"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"T. Durrani","raw_affiliation_strings":["Department of Electronic and Electrical Engineering, University of Strathclyde, Glasgow, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, University of Strathclyde, Glasgow, UK","institution_ids":["https://openalex.org/I181647926"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112003102","display_name":"R. Chapman","orcid":null},"institutions":[{"id":"https://openalex.org/I181647926","display_name":"University of Strathclyde","ror":"https://ror.org/00n3w3b69","country_code":"GB","type":"education","lineage":["https://openalex.org/I181647926"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"R. Chapman","raw_affiliation_strings":["Department of Electronic and Electrical Engineering, University of Strathclyde, Glasgow, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, University of Strathclyde, Glasgow, UK","institution_ids":["https://openalex.org/I181647926"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"9","issue":null,"first_page":"774","last_page":"777"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.8955183625221252},{"id":"https://openalex.org/keywords/systolic-array","display_name":"Systolic array","score":0.8170626163482666},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7841081023216248},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6679064035415649},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.625542163848877},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.6067726612091064},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.5073649287223816},{"id":"https://openalex.org/keywords/split-radix-fft-algorithm","display_name":"Split-radix FFT algorithm","score":0.48163169622421265},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.4159315228462219},{"id":"https://openalex.org/keywords/prime-factor-fft-algorithm","display_name":"Prime-factor FFT algorithm","score":0.411822646856308},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.3383958339691162},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3301655054092407},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3299580216407776},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.28091198205947876},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2788284718990326},{"id":"https://openalex.org/keywords/fourier-transform","display_name":"Fourier transform","score":0.2535175681114197},{"id":"https://openalex.org/keywords/short-time-fourier-transform","display_name":"Short-time Fourier transform","score":0.10042005777359009},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08895164728164673},{"id":"https://openalex.org/keywords/fourier-analysis","display_name":"Fourier analysis","score":0.08710932731628418}],"concepts":[{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.8955183625221252},{"id":"https://openalex.org/C150741067","wikidata":"https://www.wikidata.org/wiki/Q2377218","display_name":"Systolic array","level":3,"score":0.8170626163482666},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7841081023216248},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6679064035415649},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.625542163848877},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.6067726612091064},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.5073649287223816},{"id":"https://openalex.org/C103755468","wikidata":"https://www.wikidata.org/wiki/Q17103599","display_name":"Split-radix FFT algorithm","level":5,"score":0.48163169622421265},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.4159315228462219},{"id":"https://openalex.org/C77928272","wikidata":"https://www.wikidata.org/wiki/Q7243214","display_name":"Prime-factor FFT algorithm","level":5,"score":0.411822646856308},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.3383958339691162},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3301655054092407},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3299580216407776},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.28091198205947876},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2788284718990326},{"id":"https://openalex.org/C102519508","wikidata":"https://www.wikidata.org/wiki/Q6520159","display_name":"Fourier transform","level":2,"score":0.2535175681114197},{"id":"https://openalex.org/C166386157","wikidata":"https://www.wikidata.org/wiki/Q1477735","display_name":"Short-time Fourier transform","level":4,"score":0.10042005777359009},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08895164728164673},{"id":"https://openalex.org/C203024314","wikidata":"https://www.wikidata.org/wiki/Q1365258","display_name":"Fourier analysis","level":3,"score":0.08710932731628418},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icassp.1984.1172605","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1984.1172605","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '84. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4099999964237213,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1509443229","https://openalex.org/W1985956780","https://openalex.org/W2116844035","https://openalex.org/W2161101713","https://openalex.org/W4285719527","https://openalex.org/W6630562399"],"related_works":["https://openalex.org/W2031343199","https://openalex.org/W2977460836","https://openalex.org/W2200032781","https://openalex.org/W2356814585","https://openalex.org/W2144412928","https://openalex.org/W2113951268","https://openalex.org/W4362564158","https://openalex.org/W4246835537","https://openalex.org/W1984254719","https://openalex.org/W1988993989"],"abstract_inverted_index":{"Systolic":[0],"architectures":[1],"for":[2,25,42,62,91],"signal":[3],"processing":[4],"are":[5,22,88],"of":[6,81,96],"great":[7],"interest":[8],"as":[9,100],"they":[10],"offer":[11],"a":[12,50],"considerable":[13],"speed":[14],"improvement":[15],"over":[16],"traditional":[17],"Von-Nuemann":[18],"computing":[19,43],"architectures,":[20],"and":[21,32,84,104],"particularly":[23],"suitable":[24],"VLSI":[26],"implementation":[27],"due":[28],"to":[29,58,75],"ensuing":[30],"simple":[31],"regular":[33],"communication":[34,64],"structures":[35],"[1].":[36],"This":[37],"paper":[38],"presents":[39],"an":[40,55,117],"architecture":[41],"the":[44,60,92,101,105,111],"Fast":[45],"Fourier":[46],"Transform":[47],"(FFT)":[48],"using":[49,110],"systolic":[51,112],"processor":[52,114],"which":[53],"incorporates":[54],"elevator":[56],"concept":[57],"circumvent":[59],"requirements":[61],"global":[63],"inherent":[65],"in":[66,79],"conventional":[67],"FFT":[68,113],"implementations.":[69],"The":[70],"proposed":[71],"algorithm":[72],"is":[73],"shown":[74],"be":[76],"highly":[77],"efficient":[78],"terms":[80],"both":[82],"hardware":[83],"computation":[85,95],"time.":[86],"Architectures":[87],"further":[89],"suggested":[90],"real":[93],"time":[94],"2D":[97],"functions":[98],"such":[99],"Wigner":[102],"Distribution":[103],"Complex":[106],"Ambiguity":[107],"function":[108],"by":[109],"coupled":[115],"with":[116],"input":[118],"characterising":[119],"array.":[120]},"counts_by_year":[],"updated_date":"2026-07-15T18:14:33.161393","created_date":"2025-10-10T00:00:00"}