{"id":"https://openalex.org/W1793088242","doi":"https://doi.org/10.1109/icassp.1984.1172407","title":"On hardware description from block diagrams","display_name":"On hardware description from block diagrams","publication_year":2005,"publication_date":"2005-03-24","ids":{"openalex":"https://openalex.org/W1793088242","doi":"https://doi.org/10.1109/icassp.1984.1172407","mag":"1793088242"},"language":"en","primary_location":{"id":"doi:10.1109/icassp.1984.1172407","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1984.1172407","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '84. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090550596","display_name":"H. V. Jagadish","orcid":"https://orcid.org/0000-0003-0724-5214"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"H. Jagadish","raw_affiliation_strings":["Information Systems Laboratory, Department of Electrical Engineering, University of Stanford, Stanford, CA, USA"],"affiliations":[{"raw_affiliation_string":"Information Systems Laboratory, Department of Electrical Engineering, University of Stanford, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014088470","display_name":"T. Kailath","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T. Kailath","raw_affiliation_strings":["Information Systems Laboratory, Department of Electrical Engineering, University of Stanford, Stanford, CA, USA"],"affiliations":[{"raw_affiliation_string":"Information Systems Laboratory, Department of Electrical Engineering, University of Stanford, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004707548","display_name":"John A. Newkirk","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Newkirk","raw_affiliation_strings":["Information Systems Laboratory, Department of Electrical Engineering, University of Stanford, Stanford, CA, USA"],"affiliations":[{"raw_affiliation_string":"Information Systems Laboratory, Department of Electrical Engineering, University of Stanford, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042056149","display_name":"R. M. Mathews","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Mathews","raw_affiliation_strings":["Information Systems Laboratory, Department of Electrical Engineering, University of Stanford, Stanford, CA, USA"],"affiliations":[{"raw_affiliation_string":"Information Systems Laboratory, Department of Electrical Engineering, University of Stanford, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5090550596"],"corresponding_institution_ids":["https://openalex.org/I97018004"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.08008832,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"9","issue":null,"first_page":"310","last_page":"313"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9939000010490417,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9914000034332275,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/block-diagram","display_name":"Block diagram","score":0.8673921823501587},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7493760585784912},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.6487243175506592},{"id":"https://openalex.org/keywords/diagram","display_name":"Diagram","score":0.6004011631011963},{"id":"https://openalex.org/keywords/function-block-diagram","display_name":"Function block diagram","score":0.5836821794509888},{"id":"https://openalex.org/keywords/notation","display_name":"Notation","score":0.5430455207824707},{"id":"https://openalex.org/keywords/system-context-diagram","display_name":"System context diagram","score":0.4670998454093933},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.4644809663295746},{"id":"https://openalex.org/keywords/circuit-diagram","display_name":"Circuit diagram","score":0.4396677017211914},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4376406669616699},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.35402995347976685},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.28160834312438965},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.15680745244026184},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1546306312084198},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08134835958480835},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.07280561327934265},{"id":"https://openalex.org/keywords/geometry","display_name":"Geometry","score":0.07245820760726929}],"concepts":[{"id":"https://openalex.org/C149227320","wikidata":"https://www.wikidata.org/wiki/Q884718","display_name":"Block diagram","level":2,"score":0.8673921823501587},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7493760585784912},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.6487243175506592},{"id":"https://openalex.org/C186399060","wikidata":"https://www.wikidata.org/wiki/Q959962","display_name":"Diagram","level":2,"score":0.6004011631011963},{"id":"https://openalex.org/C61505648","wikidata":"https://www.wikidata.org/wiki/Q625752","display_name":"Function block diagram","level":3,"score":0.5836821794509888},{"id":"https://openalex.org/C45357846","wikidata":"https://www.wikidata.org/wiki/Q2001982","display_name":"Notation","level":2,"score":0.5430455207824707},{"id":"https://openalex.org/C91597405","wikidata":"https://www.wikidata.org/wiki/Q446366","display_name":"System context diagram","level":3,"score":0.4670998454093933},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.4644809663295746},{"id":"https://openalex.org/C39799792","wikidata":"https://www.wikidata.org/wiki/Q1045991","display_name":"Circuit diagram","level":2,"score":0.4396677017211914},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4376406669616699},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.35402995347976685},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.28160834312438965},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.15680745244026184},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1546306312084198},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08134835958480835},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.07280561327934265},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.07245820760726929},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icassp.1984.1172407","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1984.1172407","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '84. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2361179745","https://openalex.org/W4296922595","https://openalex.org/W2259564233","https://openalex.org/W2385530759","https://openalex.org/W2387985096","https://openalex.org/W35576964","https://openalex.org/W1793088242","https://openalex.org/W137973591","https://openalex.org/W2483492611","https://openalex.org/W2369691991"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4],"a":[5,17,29,39,44,48,69],"systematic":[6],"way":[7],"to":[8,32,75],"describe":[9,33,63],"the":[10,14,54,59,77,81],"logical":[11],"architecture":[12],"of":[13,22,56,72],"system":[15],"implementing":[16],"given":[18],"algorithm":[19,65],"by":[20,52],"means":[21],"an":[23,64],"extended":[24],"block":[25,45,60],"diagram,":[26,61],"and":[27,62],"develop":[28],"standard":[30],"notation":[31],"each":[34],"block.":[35],"We":[36],"then":[37],"show":[38],"technique":[40],"for":[41],"correctly":[42],"transforming":[43],"diagram":[46],"into":[47,58],"physical":[49],"circuit":[50],"description":[51],"introducing":[53],"notion":[55],"time":[57],"that":[66],"optimally":[67],"assigns":[68],"limited":[70],"number":[71],"hardware":[73],"modules":[74],"all":[76],"function":[78],"blocks":[79],"in":[80],"diagram.":[82]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}