{"id":"https://openalex.org/W1872722877","doi":"https://doi.org/10.1109/icassp.1983.1172216","title":"Architecture and instruction set of a programmable LSI digital filter","display_name":"Architecture and instruction set of a programmable LSI digital filter","publication_year":2005,"publication_date":"2005-03-24","ids":{"openalex":"https://openalex.org/W1872722877","doi":"https://doi.org/10.1109/icassp.1983.1172216","mag":"1872722877"},"language":"en","primary_location":{"id":"doi:10.1109/icassp.1983.1172216","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1983.1172216","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '83. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071231355","display_name":"Steve Terepin","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Terepin","raw_affiliation_strings":["Fairchild Advanced Research and Development Laboratory, Palo Alto, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fairchild Advanced Research and Development Laboratory, Palo Alto, CA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073301291","display_name":"Paul Loewenstein","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"P. Loewenstein","raw_affiliation_strings":["Fairchild Advanced Research and Development Laboratory, Palo Alto, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fairchild Advanced Research and Development Laboratory, Palo Alto, CA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11311463,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"8","issue":null,"first_page":"435","last_page":"438"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11233","display_name":"Advanced Adaptive Filtering Techniques","score":0.9901000261306763,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.986299991607666,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7873949408531189},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.6272455453872681},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5851576328277588},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.5635299682617188},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.5514324307441711},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5320355296134949},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5086172819137573},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.462586373090744},{"id":"https://openalex.org/keywords/digital-filter","display_name":"Digital filter","score":0.4540849030017853},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.44726577401161194},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4364655911922455},{"id":"https://openalex.org/keywords/data-stream","display_name":"Data stream","score":0.42521148920059204},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.4218497574329376},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4170836806297302},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4060328006744385},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.11190813779830933},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10786834359169006},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09065350890159607}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7873949408531189},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.6272455453872681},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5851576328277588},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.5635299682617188},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.5514324307441711},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5320355296134949},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5086172819137573},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.462586373090744},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.4540849030017853},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.44726577401161194},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4364655911922455},{"id":"https://openalex.org/C2778484313","wikidata":"https://www.wikidata.org/wiki/Q1172540","display_name":"Data stream","level":2,"score":0.42521148920059204},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.4218497574329376},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4170836806297302},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4060328006744385},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11190813779830933},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10786834359169006},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09065350890159607},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icassp.1983.1172216","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1983.1172216","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '83. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1966336069","https://openalex.org/W2157203505"],"related_works":["https://openalex.org/W2217098757","https://openalex.org/W2796085262","https://openalex.org/W2263373136","https://openalex.org/W190245591","https://openalex.org/W1650778624","https://openalex.org/W2545385022","https://openalex.org/W2022549222","https://openalex.org/W2349422795","https://openalex.org/W1552773033","https://openalex.org/W2111201220"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"an":[3],"LSI":[4],"data":[5,30],"stream":[6],"processor":[7],"that":[8],"has":[9],"been":[10],"optimised":[11],"for":[12],"filtering":[13],"algorithms.":[14],"Its":[15],"novel":[16],"serial":[17],"architecture":[18],"achieves":[19],"high":[20],"throughput":[21],"by":[22],"performing":[23],"many":[24],"operations":[25],"concurrently,":[26],"and":[27,42,45],"permits":[28],"long":[29],"wordlengths":[31],"in":[32],"a":[33,46],"compact":[34],"NMOS":[35],"implementation.":[36],"The":[37],"instruction":[38],"set":[39],"supports":[40],"recursive":[41],"nonrecursive":[43],"filters":[44],"variety":[47],"of":[48],"nonlinear":[49],"signal":[50],"processing":[51],"functions.":[52]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}