{"id":"https://openalex.org/W2158966196","doi":"https://doi.org/10.1109/icassp.1982.1171887","title":"VLSI Building blocks for digital signal processing","display_name":"VLSI Building blocks for digital signal processing","publication_year":2005,"publication_date":"2005-03-24","ids":{"openalex":"https://openalex.org/W2158966196","doi":"https://doi.org/10.1109/icassp.1982.1171887","mag":"2158966196"},"language":"en","primary_location":{"id":"doi:10.1109/icassp.1982.1171887","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1982.1171887","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '82. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054436684","display_name":"D. Karlin","orcid":null},"institutions":[{"id":"https://openalex.org/I81844223","display_name":"Fairchild Semiconductor (United States)","ror":"https://ror.org/03yca1933","country_code":"US","type":"company","lineage":["https://openalex.org/I81844223"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"D. Karlin","raw_affiliation_strings":["Advanced Research and Development Laboratory, Fairchild Camera and Instrument Corporation, Palo Alto, CA, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Research and Development Laboratory, Fairchild Camera and Instrument Corporation, Palo Alto, CA, USA","institution_ids":["https://openalex.org/I81844223"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5054436684"],"corresponding_institution_ids":["https://openalex.org/I81844223"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.21359505,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"7","issue":null,"first_page":"1061","last_page":"1064"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7963818311691284},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6895341277122498},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.5841550827026367},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5324640870094299},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4965558648109436},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33438438177108765},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.31979358196258545}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7963818311691284},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6895341277122498},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.5841550827026367},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5324640870094299},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4965558648109436},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33438438177108765},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.31979358196258545}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icassp.1982.1171887","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1982.1171887","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '82. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2026445983","https://openalex.org/W2066263912"],"related_works":["https://openalex.org/W4210376836","https://openalex.org/W2596211269","https://openalex.org/W197862639","https://openalex.org/W2134640991","https://openalex.org/W2360384790","https://openalex.org/W3027318491","https://openalex.org/W4232397253","https://openalex.org/W4235913033","https://openalex.org/W2387078853","https://openalex.org/W2109284253"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"the":[3,13],"new":[4],"Fairchild":[5],"family":[6],"of":[7,15,26],"integrated":[8],"circuits":[9],"which":[10],"will":[11],"allow":[12],"development":[14],"high":[16],"performance":[17],"digital":[18],"signal":[19],"processing":[20],"systems":[21],"with":[22],"a":[23],"small":[24],"number":[25],"building":[27],"block":[28],"circuits.":[29]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}