{"id":"https://openalex.org/W2151762706","doi":"https://doi.org/10.1109/icassp.1982.1171586","title":"The architecture of the real-time signal processor","display_name":"The architecture of the real-time signal processor","publication_year":2005,"publication_date":"2005-03-24","ids":{"openalex":"https://openalex.org/W2151762706","doi":"https://doi.org/10.1109/icassp.1982.1171586","mag":"2151762706"},"language":"en","primary_location":{"id":"doi:10.1109/icassp.1982.1171586","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1982.1171586","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '82. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111476149","display_name":"F. Mintzer","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"F. Mintzer","raw_affiliation_strings":["IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA"],"affiliations":[{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072428078","display_name":"A. Peled","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Peled","raw_affiliation_strings":["IBM Research Laboratory, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"IBM Research Laboratory, San Jose, CA, USA","institution_ids":["https://openalex.org/I1341412227"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5111476149"],"corresponding_institution_ids":["https://openalex.org/I4210114115"],"apc_list":null,"apc_paid":null,"fwci":0.5156,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.6988733,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"7","issue":null,"first_page":"1049","last_page":"1052"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9905999898910522,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9842000007629395,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7736961245536804},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.7301390171051025},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.6058329343795776},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.6056500673294067},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5594480037689209},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5576128959655762},{"id":"https://openalex.org/keywords/reference-architecture","display_name":"Reference architecture","score":0.4281643033027649},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.42682501673698425},{"id":"https://openalex.org/keywords/systems-architecture","display_name":"Systems architecture","score":0.41662490367889404},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37668493390083313},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.34502100944519043},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.34012314677238464},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2108445167541504},{"id":"https://openalex.org/keywords/software-architecture","display_name":"Software architecture","score":0.20938676595687866},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.12148204445838928}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7736961245536804},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.7301390171051025},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.6058329343795776},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.6056500673294067},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5594480037689209},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5576128959655762},{"id":"https://openalex.org/C55356503","wikidata":"https://www.wikidata.org/wiki/Q2136675","display_name":"Reference architecture","level":4,"score":0.4281643033027649},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.42682501673698425},{"id":"https://openalex.org/C98025372","wikidata":"https://www.wikidata.org/wiki/Q477538","display_name":"Systems architecture","level":3,"score":0.41662490367889404},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37668493390083313},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.34502100944519043},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.34012314677238464},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2108445167541504},{"id":"https://openalex.org/C35869016","wikidata":"https://www.wikidata.org/wiki/Q846636","display_name":"Software architecture","level":3,"score":0.20938676595687866},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.12148204445838928},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icassp.1982.1171586","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1982.1171586","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '82. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4699999988079071,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2005015931","https://openalex.org/W2142603808"],"related_works":["https://openalex.org/W4210376836","https://openalex.org/W4210925376","https://openalex.org/W2019602065","https://openalex.org/W2111590261","https://openalex.org/W197862639","https://openalex.org/W2360384790","https://openalex.org/W4232397253","https://openalex.org/W4235913033","https://openalex.org/W2109284253","https://openalex.org/W2039966832"],"abstract_inverted_index":{"The":[0,26],"Real-Time":[1],"Signal":[2],"Processor":[3],"(RSP)":[4],"is":[5,97],"a":[6,16],"programmable":[7],"signal":[8,23],"processing":[9,24],"architecture":[10,96,104],"that":[11,28,36,57,103],"was":[12,54,86],"created":[13],"to":[14,21,31,41,63,76],"provide":[15],"quick":[17],"and":[18,47,99],"economical":[19],"way":[20],"implement":[22],"applications.":[25],"objectives":[27],"were":[29,35],"chosen":[30],"meet":[32],"these":[33],"goals":[34],"the":[37,58,66,82,93],"RSP":[38,59,84,95],"be":[39,61],"easy":[40],"program,":[42],"suitable":[43],"for":[44],"LSI":[45],"implementation,":[46],"conveniently":[48],"connectable":[49],"into":[50],"distributed":[51],"systems.":[52],"It":[53],"also":[55],"intended":[56],"would":[60],"able":[62],"capitalize":[64],"on":[65],"Reduced":[67],"Computational":[68],"Complexity":[69],"(RCC)":[70],"algorithms":[71],"[1],":[72],"[2],":[73],"in":[74],"order":[75],"achieve":[77],"increased":[78],"performance.":[79],"Fabrication":[80],"of":[81,102],"initial":[83],"chips":[85],"recently":[87],"announced":[88],"[3].":[89],"In":[90],"this":[91],"paper,":[92],"basic":[94],"given":[98],"interesting":[100],"features":[101],"are":[105],"highlighted.":[106]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}