{"id":"https://openalex.org/W1822110620","doi":"https://doi.org/10.1109/icassp.1982.1171537","title":"Optimum implementation of single time index signal flow graphs on synceronous multiprocessor machines","display_name":"Optimum implementation of single time index signal flow graphs on synceronous multiprocessor machines","publication_year":2005,"publication_date":"2005-03-24","ids":{"openalex":"https://openalex.org/W1822110620","doi":"https://doi.org/10.1109/icassp.1982.1171537","mag":"1822110620"},"language":"en","primary_location":{"id":"doi:10.1109/icassp.1982.1171537","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1982.1171537","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '82. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034039714","display_name":"T.P. Barnwell","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"T. Barnwell","raw_affiliation_strings":["School of Electrical Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069023886","display_name":"C. Hodges","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. Hodges","raw_affiliation_strings":["School of Electrical Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033412782","display_name":"Mark Randolph","orcid":"https://orcid.org/0000-0003-3136-6454"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Randolph","raw_affiliation_strings":["School of Electrical Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5034039714"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":1.289,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.80548469,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"7","issue":null,"first_page":"679","last_page":"682"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7981469631195068},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.7705804109573364},{"id":"https://openalex.org/keywords/signal-flow-graph","display_name":"Signal-flow graph","score":0.7028558254241943},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6669632196426392},{"id":"https://openalex.org/keywords/control-flow-graph","display_name":"Control flow graph","score":0.5789210796356201},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5080130100250244},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.48195669054985046},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.47697457671165466},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.4533575773239136},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4218553304672241},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3820435106754303},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.3646469712257385},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.23495611548423767},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.17338687181472778},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13756155967712402},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.13495659828186035}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7981469631195068},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.7705804109573364},{"id":"https://openalex.org/C166501922","wikidata":"https://www.wikidata.org/wiki/Q1786523","display_name":"Signal-flow graph","level":2,"score":0.7028558254241943},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6669632196426392},{"id":"https://openalex.org/C27458966","wikidata":"https://www.wikidata.org/wiki/Q1187693","display_name":"Control flow graph","level":2,"score":0.5789210796356201},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5080130100250244},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.48195669054985046},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.47697457671165466},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.4533575773239136},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4218553304672241},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3820435106754303},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.3646469712257385},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.23495611548423767},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.17338687181472778},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13756155967712402},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.13495659828186035},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icassp.1982.1171537","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1982.1171537","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '82. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1672896690","https://openalex.org/W1828702797"],"related_works":["https://openalex.org/W1978458693","https://openalex.org/W1927378020","https://openalex.org/W3162875897","https://openalex.org/W1606353550","https://openalex.org/W2030730687","https://openalex.org/W2169574597","https://openalex.org/W2014281071","https://openalex.org/W2151163382","https://openalex.org/W2134249252","https://openalex.org/W2355868860"],"abstract_inverted_index":{"This":[0,39,106],"paper":[1],"summarizes":[2],"the":[3,16,51,62,69,82,89,94,100,104,114,126,130,133,143,167,182,187,203,208],"results":[4,108],"of":[5,11,18,34,81,103,116,155,198],"a":[6,12,77,139,153,161,195,217,223,242],"theoretical":[7],"and":[8,20,25,72,158,222],"experimental":[9],"study":[10],"general":[13],"technique":[14,40,188],"for":[15,166,186,194,216],"implementation":[17,165,173,215],"recursive":[19,199],"nonrecursive":[21],"signal":[22,200,219],"flow":[23,201,220],"graphs":[24],"other":[26,214],"arithmetic":[27],"algorithms":[28],"on":[29,67,241],"synchronous":[30,243],"digital":[31],"machines":[32],"composed":[33],"many":[35],"identical":[36],"programmable":[37],"processors.":[38],"can":[41],"be":[42],"characterized":[43],"by":[44,99],"two":[45],"fundamental":[46],"properties.":[47],"First,":[48],"it":[49],"uses":[50],"Skewed":[52],"Single":[53],"Instruction":[54],"Multiple":[55],"Data":[56],"(SSIMD)":[57],"mode":[58],"in":[59,109,112,125,138,141,147,180,207],"which":[60,113,142,181,227],"exactly":[61,76,120],"same":[63],"program":[64,74],"is":[65,75,145,169,174,212],"executed":[66],"all":[68,88],"processors":[70,95,118],"[1],":[71],"that":[73,210],"single":[78],"processor":[79,226],"realization":[80],"entire":[83],"algorithm":[84,144,168],"being":[85],"implemented.":[86],"Second,":[87],"data":[90],"precedence":[91],"relations":[92],"among":[93],"are":[96,205],"automatically":[97],"maintained":[98],"inherent":[101],"synchrony":[102],"system.":[105],"often":[107],"processor-optimum":[110,177],"solutions":[111],"use":[115],"M":[117],"leads":[119,229],"to":[121,230],"an":[122],"M-fold":[123],"increase":[124],"system":[127,245],"throughput.":[128,233],"In":[129,192],"final":[131],"analyses,":[132],"techniques":[134,235],"discussed":[135,236],"here":[136,237],"result":[137],"procedure":[140],"specified":[146],"some":[148],"simple":[149],"notation,":[150],"such":[151],"as":[152],"set":[154],"difference":[156],"equations,":[157],"from":[159],"this":[160],"completely":[162],"parallel":[163],"multiprocessor":[164,244],"generated.":[170],"The":[171,234],"resulting":[172],"always":[175],"either":[176],"or":[178],"time-optimum":[179],"absolute":[183],"throughput":[184],"limit":[185],"has":[189],"been":[190,239],"reached.":[191],"addition,":[193],"large":[196],"class":[197],"graphs,":[202],"implementations":[204],"absolute-optimum":[206],"sense":[209],"there":[211],"no":[213],"particular":[218,224],"graph":[221],"constituent":[225],"ever":[228],"greater":[231],"systems":[232],"have":[238],"tested":[240],"[1][2][3].":[246]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}