{"id":"https://openalex.org/W1573139344","doi":"https://doi.org/10.1109/icassp.1981.1171352","title":"Control of multiprocessor SPS-1000 configurations using principles of data-flow architecture","display_name":"Control of multiprocessor SPS-1000 configurations using principles of data-flow architecture","publication_year":2005,"publication_date":"2005-03-24","ids":{"openalex":"https://openalex.org/W1573139344","doi":"https://doi.org/10.1109/icassp.1981.1171352","mag":"1573139344"},"language":"en","primary_location":{"id":"doi:10.1109/icassp.1981.1171352","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1981.1171352","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '81. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015507277","display_name":"R. Collesidis","orcid":null},"institutions":[{"id":"https://openalex.org/I4210121626","display_name":"Signal Processing (United States)","ror":"https://ror.org/021gzyw51","country_code":"US","type":"company","lineage":["https://openalex.org/I4210121626"]},{"id":"https://openalex.org/I4210130002","display_name":"A123 Systems (United States)","ror":"https://ror.org/02y7qqd86","country_code":"US","type":"company","lineage":["https://openalex.org/I4210130002"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"R. Collesidis","raw_affiliation_strings":["Signal Processing Systems, Inc., Waltham, MA, USA"],"affiliations":[{"raw_affiliation_string":"Signal Processing Systems, Inc., Waltham, MA, USA","institution_ids":["https://openalex.org/I4210130002","https://openalex.org/I4210121626"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071500532","display_name":"T. Dutton","orcid":null},"institutions":[{"id":"https://openalex.org/I4210121626","display_name":"Signal Processing (United States)","ror":"https://ror.org/021gzyw51","country_code":"US","type":"company","lineage":["https://openalex.org/I4210121626"]},{"id":"https://openalex.org/I4210130002","display_name":"A123 Systems (United States)","ror":"https://ror.org/02y7qqd86","country_code":"US","type":"company","lineage":["https://openalex.org/I4210130002"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T. Dutton","raw_affiliation_strings":["Signal Processing Systems, Inc., Waltham, MA, USA"],"affiliations":[{"raw_affiliation_string":"Signal Processing Systems, Inc., Waltham, MA, USA","institution_ids":["https://openalex.org/I4210130002","https://openalex.org/I4210121626"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017383182","display_name":"Joseph R. Fisher","orcid":null},"institutions":[{"id":"https://openalex.org/I4210130002","display_name":"A123 Systems (United States)","ror":"https://ror.org/02y7qqd86","country_code":"US","type":"company","lineage":["https://openalex.org/I4210130002"]},{"id":"https://openalex.org/I4210121626","display_name":"Signal Processing (United States)","ror":"https://ror.org/021gzyw51","country_code":"US","type":"company","lineage":["https://openalex.org/I4210121626"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Fisher","raw_affiliation_strings":["Signal Processing Systems, Inc., Waltham, MA, USA"],"affiliations":[{"raw_affiliation_string":"Signal Processing Systems, Inc., Waltham, MA, USA","institution_ids":["https://openalex.org/I4210130002","https://openalex.org/I4210121626"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079235998","display_name":"W. Metcalf","orcid":null},"institutions":[{"id":"https://openalex.org/I4210130002","display_name":"A123 Systems (United States)","ror":"https://ror.org/02y7qqd86","country_code":"US","type":"company","lineage":["https://openalex.org/I4210130002"]},{"id":"https://openalex.org/I4210121626","display_name":"Signal Processing (United States)","ror":"https://ror.org/021gzyw51","country_code":"US","type":"company","lineage":["https://openalex.org/I4210121626"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"W. Metcalf","raw_affiliation_strings":["Signal Processing Systems, Inc., Waltham, MA, USA"],"affiliations":[{"raw_affiliation_string":"Signal Processing Systems, Inc., Waltham, MA, USA","institution_ids":["https://openalex.org/I4210130002","https://openalex.org/I4210121626"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5015507277"],"corresponding_institution_ids":["https://openalex.org/I4210121626","https://openalex.org/I4210130002"],"apc_list":null,"apc_paid":null,"fwci":0.2578,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.55314626,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"6","issue":null,"first_page":"673","last_page":"676"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9922000169754028,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9922000169754028,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9779999852180481,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9684000015258789,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.8775013089179993},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8476830720901489},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6921733617782593},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6920652389526367},{"id":"https://openalex.org/keywords/von-neumann-architecture","display_name":"Von Neumann architecture","score":0.6453456282615662},{"id":"https://openalex.org/keywords/control-flow","display_name":"Control flow","score":0.5283452272415161},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.517998993396759},{"id":"https://openalex.org/keywords/programmer","display_name":"Programmer","score":0.4806865155696869},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4803229868412018},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4193502366542816},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2634146809577942},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.20298650860786438}],"concepts":[{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.8775013089179993},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8476830720901489},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6921733617782593},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6920652389526367},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.6453456282615662},{"id":"https://openalex.org/C160191386","wikidata":"https://www.wikidata.org/wiki/Q868299","display_name":"Control flow","level":2,"score":0.5283452272415161},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.517998993396759},{"id":"https://openalex.org/C2778514511","wikidata":"https://www.wikidata.org/wiki/Q1374194","display_name":"Programmer","level":2,"score":0.4806865155696869},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4803229868412018},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4193502366542816},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2634146809577942},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20298650860786438},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icassp.1981.1171352","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1981.1171352","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '81. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1994174872","https://openalex.org/W2014964728","https://openalex.org/W2063791958","https://openalex.org/W2110582584"],"related_works":["https://openalex.org/W99277194","https://openalex.org/W4389476319","https://openalex.org/W4241438378","https://openalex.org/W2111003880","https://openalex.org/W2113248385","https://openalex.org/W4243878930","https://openalex.org/W2124178168","https://openalex.org/W2120479043","https://openalex.org/W4242284788","https://openalex.org/W2062172248"],"abstract_inverted_index":{"The":[0],"Data-Flow":[1],"form":[2],"of":[3,13,28,31,82,101,115,118],"processor":[4,67],"architecture":[5,43],"has":[6,23,68],"been":[7,24],"investigated":[8],"extensively":[9],"in":[10,44,51,92],"the":[11,29,39,56,80,90,94,111,119],"context":[12],"general":[14],"purpose":[15],"computers":[16],"and":[17,58,79,109],"its":[18],"applicability":[19],"to":[20,38,60,107],"signal":[21],"processing":[22],"suggested,":[25],"but":[26],"instances":[27],"application":[30],"these":[32],"principles":[33],"are":[34],"rare.":[35],"In":[36],"contrast":[37],"conventional":[40],"Von":[41],"Neumann":[42],"which":[45,93],"a":[46,52,65],"single":[47],"program":[48],"is":[49,85,110],"executed":[50],"sequence":[53,81],"prescribed":[54],"by":[55,89],"programmer":[57],"even":[59],"processors":[61],"with":[62],"multiple-instruction":[63],"streams,":[64],"data-flow":[66],"no":[69],"specified":[70],"instruction":[71,83],"ordering.":[72],"Instead,":[73],"instructions":[74],"act":[75],"on":[76],"specific":[77],"operands":[78,96],"execution":[84],"determined":[86],"at":[87],"run-time":[88],"order":[91],"various":[95],"become":[97],"available.":[98],"This":[99],"technique":[100],"data-driven":[102],"dynamic":[103],"scheduling":[104],"extends":[105],"naturally":[106],"multiprocessors":[108],"basis":[112],"for":[113],"control":[114],"multiprocessor":[116],"configurations":[117],"SPS-1000":[120],"high-speed":[121],"FFT":[122],"processor.":[123]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}