{"id":"https://openalex.org/W2169806070","doi":"https://doi.org/10.1109/icassp.1981.1171299","title":"Highly parallel architectures for solving linear equations","display_name":"Highly parallel architectures for solving linear equations","publication_year":2005,"publication_date":"2005-03-24","ids":{"openalex":"https://openalex.org/W2169806070","doi":"https://doi.org/10.1109/icassp.1981.1171299","mag":"2169806070"},"language":"en","primary_location":{"id":"doi:10.1109/icassp.1981.1171299","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1981.1171299","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '81. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072714962","display_name":"Sun\u2010Yuan Kung","orcid":"https://orcid.org/0000-0002-7314-0720"},"institutions":[{"id":"https://openalex.org/I4210116219","display_name":"Engineering Systems (United States)","ror":"https://ror.org/02qg60849","country_code":"US","type":"company","lineage":["https://openalex.org/I4210116219"]},{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S. Kung","raw_affiliation_strings":["Department of Electrical Engineering-Systems, University of Southern California, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering-Systems, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212","https://openalex.org/I4210116219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103510888","display_name":"D. V. Bhaskar Rao","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D.V. Rao","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5072714962"],"corresponding_institution_ids":["https://openalex.org/I1174212","https://openalex.org/I4210116219"],"apc_list":null,"apc_paid":null,"fwci":0.2595,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.67180118,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"6","issue":null,"first_page":"39","last_page":"42"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.9902999997138977,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9869999885559082,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7523648738861084},{"id":"https://openalex.org/keywords/solver","display_name":"Solver","score":0.6558077931404114},{"id":"https://openalex.org/keywords/signal-flow-graph","display_name":"Signal-flow graph","score":0.5990442633628845},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5883369445800781},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.5392630696296692},{"id":"https://openalex.org/keywords/parallel-processing","display_name":"Parallel processing","score":0.49590787291526794},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.48906761407852173},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.48689356446266174},{"id":"https://openalex.org/keywords/linear-system","display_name":"Linear system","score":0.4584824740886688},{"id":"https://openalex.org/keywords/flow","display_name":"Flow (mathematics)","score":0.4498136639595032},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.447776734828949},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.429645299911499},{"id":"https://openalex.org/keywords/parallel-algorithm","display_name":"Parallel algorithm","score":0.41849568486213684},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.4178016781806946},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.40842193365097046},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3814796805381775},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.2967063784599304},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15690624713897705},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.14716213941574097},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.13499122858047485}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7523648738861084},{"id":"https://openalex.org/C2778770139","wikidata":"https://www.wikidata.org/wiki/Q1966904","display_name":"Solver","level":2,"score":0.6558077931404114},{"id":"https://openalex.org/C166501922","wikidata":"https://www.wikidata.org/wiki/Q1786523","display_name":"Signal-flow graph","level":2,"score":0.5990442633628845},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5883369445800781},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.5392630696296692},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.49590787291526794},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.48906761407852173},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.48689356446266174},{"id":"https://openalex.org/C6802819","wikidata":"https://www.wikidata.org/wiki/Q1072174","display_name":"Linear system","level":2,"score":0.4584824740886688},{"id":"https://openalex.org/C38349280","wikidata":"https://www.wikidata.org/wiki/Q1434290","display_name":"Flow (mathematics)","level":2,"score":0.4498136639595032},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.447776734828949},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.429645299911499},{"id":"https://openalex.org/C120373497","wikidata":"https://www.wikidata.org/wiki/Q1087987","display_name":"Parallel algorithm","level":2,"score":0.41849568486213684},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.4178016781806946},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.40842193365097046},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3814796805381775},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.2967063784599304},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15690624713897705},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.14716213941574097},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.13499122858047485},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icassp.1981.1171299","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1981.1171299","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '81. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.46000000834465027,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1967575124","https://openalex.org/W2160852692","https://openalex.org/W6683699506"],"related_works":["https://openalex.org/W3021823829","https://openalex.org/W2673800974","https://openalex.org/W2001383311","https://openalex.org/W2052543411","https://openalex.org/W157109213","https://openalex.org/W1998390211","https://openalex.org/W2129211971","https://openalex.org/W1670549537","https://openalex.org/W2062771600","https://openalex.org/W2357113990"],"abstract_inverted_index":{"An":[0],"important":[1],"impact":[2],"of":[3,15,26,69,114],"the":[4,12,24,32,70,95,103],"fast":[5],"growing":[6],"VLSI":[7],"device":[8],"technology":[9],"will":[10,19,36,118],"be":[11,37],"massive":[13],"capability":[14],"parallel":[16,92],"processing":[17,29],"which":[18],"in":[20,87,123],"turn":[21],"greatly":[22],"affect":[23],"trend":[25,34],"modern":[27,124],"signal":[28,125],"technology.":[30],"For":[31],"new":[33],"it":[35],"a":[38,66,73,120],"necessity":[39],"to":[40],"have":[41],"revolutionary":[42],"architectural":[43],"design":[44],"concepts":[45],"such":[46],"as":[47],"topological":[48],"mapping":[49],"between":[50],"algorithm":[51],"and":[52,55,82,83,99,102],"architecture,":[53],"simple":[54],"regular":[56],"data":[57,85],"flow":[58,86],"etc":[59],"[1].":[60],"In":[61],"this":[62,112],"paper,":[63],"based":[64],"on":[65],"natural":[67],"topology":[68],"computing":[71],"structure,":[72],"novel":[74],"\"computational":[75],"wave-front\"":[76],"notion":[77],"is":[78],"introduced":[79],"for":[80],"describing":[81],"validating":[84],"locally":[88],"connected":[89],"networks.":[90],"The":[91],"architectures":[93,117],"include":[94],"linear":[96,115],"system,":[97],"with":[98],"without":[100],"pivoting,":[101],"least-square":[104],"solver":[105],"using":[106],"Givens":[107],"method.":[108],"We":[109],"believe":[110],"that":[111],"set":[113],"system":[116],"play":[119],"central":[121],"role":[122],"processing.":[126]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}