{"id":"https://openalex.org/W3120183493","doi":"https://doi.org/10.1109/icarcv50220.2020.9305402","title":"Parallelized Hardware Rough Set Processor Architecture in FPGA for Core Calculation in Big Datasets","display_name":"Parallelized Hardware Rough Set Processor Architecture in FPGA for Core Calculation in Big Datasets","publication_year":2020,"publication_date":"2020-12-13","ids":{"openalex":"https://openalex.org/W3120183493","doi":"https://doi.org/10.1109/icarcv50220.2020.9305402","mag":"3120183493"},"language":"en","primary_location":{"id":"doi:10.1109/icarcv50220.2020.9305402","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icarcv50220.2020.9305402","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 16th International Conference on Control, Automation, Robotics and Vision (ICARCV)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080392041","display_name":"Maciej Kopczy\u0144ski","orcid":"https://orcid.org/0000-0001-7846-1075"},"institutions":[{"id":"https://openalex.org/I1323121030","display_name":"Bialystok University of Technology","ror":"https://ror.org/02bzfsy61","country_code":"PL","type":"education","lineage":["https://openalex.org/I1323121030"]}],"countries":["PL"],"is_corresponding":true,"raw_author_name":"Maciej Kopczynski","raw_affiliation_strings":["Faculty of Computer Science, Bialystok University of Technology, Bialystok, Poland"],"affiliations":[{"raw_affiliation_string":"Faculty of Computer Science, Bialystok University of Technology, Bialystok, Poland","institution_ids":["https://openalex.org/I1323121030"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090029423","display_name":"Tomasz Grze\u015b","orcid":"https://orcid.org/0000-0002-6039-6153"},"institutions":[{"id":"https://openalex.org/I1323121030","display_name":"Bialystok University of Technology","ror":"https://ror.org/02bzfsy61","country_code":"PL","type":"education","lineage":["https://openalex.org/I1323121030"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Tomasz Grzes","raw_affiliation_strings":["Faculty of Computer Science, Bialystok University of Technology, Bialystok, Poland"],"affiliations":[{"raw_affiliation_string":"Faculty of Computer Science, Bialystok University of Technology, Bialystok, Poland","institution_ids":["https://openalex.org/I1323121030"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5080392041"],"corresponding_institution_ids":["https://openalex.org/I1323121030"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.21344336,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"11499","issue":null,"first_page":"1098","last_page":"1103"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11063","display_name":"Rough Sets and Fuzzy Logic","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11063","display_name":"Rough Sets and Fuzzy Logic","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10538","display_name":"Data Mining Algorithms and Applications","score":0.9890000224113464,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14339","display_name":"Image Processing and 3D Reconstruction","score":0.9711999893188477,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.9134946465492249},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8002781867980957},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.6212025284767151},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5874776840209961},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5735095143318176},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.568681538105011},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.539949893951416},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.5035290122032166},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4740585684776306},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47134870290756226},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.4694737195968628},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.45299458503723145},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.4468539357185364},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.436027467250824},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42647600173950195},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3407604396343231},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1644965410232544},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12768086791038513}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.9134946465492249},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8002781867980957},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.6212025284767151},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5874776840209961},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5735095143318176},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.568681538105011},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.539949893951416},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.5035290122032166},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4740585684776306},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47134870290756226},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.4694737195968628},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.45299458503723145},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.4468539357185364},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.436027467250824},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42647600173950195},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3407604396343231},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1644965410232544},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12768086791038513},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icarcv50220.2020.9305402","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icarcv50220.2020.9305402","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 16th International Conference on Control, Automation, Robotics and Vision (ICARCV)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.44999998807907104,"display_name":"Industry, innovation and infrastructure"}],"awards":[{"id":"https://openalex.org/G5751972009","display_name":null,"funder_award_id":"W/WI/2/2020,WZ/WI-IIT/2/2020","funder_id":"https://openalex.org/F4320323075","funder_display_name":"Politechnika Bialostocka"}],"funders":[{"id":"https://openalex.org/F4320323075","display_name":"Politechnika Bialostocka","ror":"https://ror.org/02bzfsy61"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W111066039","https://openalex.org/W126543085","https://openalex.org/W149306696","https://openalex.org/W196381293","https://openalex.org/W617158045","https://openalex.org/W1128430495","https://openalex.org/W1510610982","https://openalex.org/W1682011459","https://openalex.org/W1796734457","https://openalex.org/W1969525310","https://openalex.org/W2063868125","https://openalex.org/W2093299253","https://openalex.org/W2103203935","https://openalex.org/W2131119696","https://openalex.org/W2143451122","https://openalex.org/W2168781968","https://openalex.org/W2182753318","https://openalex.org/W2290298558","https://openalex.org/W2575644707","https://openalex.org/W2948253754","https://openalex.org/W2972581179","https://openalex.org/W3120740533","https://openalex.org/W6638472051"],"related_works":["https://openalex.org/W2473478803","https://openalex.org/W2729363167","https://openalex.org/W4383503138","https://openalex.org/W2060611139","https://openalex.org/W3131592046","https://openalex.org/W2499494780","https://openalex.org/W3214999411","https://openalex.org/W1502438194","https://openalex.org/W4391536292","https://openalex.org/W3170442433"],"abstract_inverted_index":{"This":[0],"paper":[1,30],"presents":[2],"parallelized":[3],"Field":[4],"Programmable":[5],"Gate":[6],"Array":[7],"(FPGA)":[8],"and":[9],"softcore":[10],"Central":[11],"Processing":[12],"Unit":[13],"(CPU)":[14],"based":[15],"solution":[16],"for":[17],"large":[18],"datasets":[19,37,45],"core":[20,74],"calculation":[21],"using":[22,71],"rough":[23],"set":[24],"methods.":[25],"Architectures":[26],"shown":[27],"in":[28,59,68,76],"this":[29],"have":[31],"been":[32],"tested":[33],"on":[34],"two":[35],"real":[36],"running":[38],"presented":[39],"solutions":[40],"inside":[41],"FPGA":[42],"unit.":[43],"Tested":[44],"had":[46],"1":[47,50],"000":[48,51,52],"to":[49,78],"objects.":[53],"The":[54],"same":[55],"operations":[56],"were":[57],"performed":[58],"software":[60,80],"implementation.":[61,81],"Obtained":[62],"results":[63],"show":[64],"the":[65],"big":[66],"acceleration":[67],"computation":[69],"time":[70],"hardware":[72],"supporting":[73],"generation":[75],"comparison":[77],"pure":[79]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}