{"id":"https://openalex.org/W2117947889","doi":"https://doi.org/10.1109/icarcv.2004.1468887","title":"A model of VLSI interconnect test based on boundary scan","display_name":"A model of VLSI interconnect test based on boundary scan","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2117947889","doi":"https://doi.org/10.1109/icarcv.2004.1468887","mag":"2117947889"},"language":"en","primary_location":{"id":"doi:10.1109/icarcv.2004.1468887","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icarcv.2004.1468887","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICARCV 2004 8th Control, Automation, Robotics and Vision Conference, 2004.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112661891","display_name":"Yang Jiangping","orcid":null},"institutions":[{"id":"https://openalex.org/I47720641","display_name":"Huazhong University of Science and Technology","ror":"https://ror.org/00p991c53","country_code":"CN","type":"education","lineage":["https://openalex.org/I47720641"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yang Jiangping","raw_affiliation_strings":["Department of Electronics & Information Engineering, Huazhong University of Science and Technology, Wuhan, China"],"affiliations":[{"raw_affiliation_string":"Department of Electronics & Information Engineering, Huazhong University of Science and Technology, Wuhan, China","institution_ids":["https://openalex.org/I47720641"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033895107","display_name":"Guixiang Li","orcid":"https://orcid.org/0000-0002-8730-0713"},"institutions":[{"id":"https://openalex.org/I4210104252","display_name":"Air Force Engineering University","ror":"https://ror.org/00seraz22","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210104252"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Li Guixiang","raw_affiliation_strings":["Department of Radar System Engineering, Air Force Radar Academy, Wuhan, China"],"affiliations":[{"raw_affiliation_string":"Department of Radar System Engineering, Air Force Radar Academy, Wuhan, China","institution_ids":["https://openalex.org/I4210104252"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5097341414","display_name":"Wang Wanglei","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104252","display_name":"Air Force Engineering University","ror":"https://ror.org/00seraz22","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210104252"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wang Wanglei","raw_affiliation_strings":["Department of Radar System Engineering, Air Force Radar Academy, Wuhan, China"],"affiliations":[{"raw_affiliation_string":"Department of Radar System Engineering, Air Force Radar Academy, Wuhan, China","institution_ids":["https://openalex.org/I4210104252"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5112661891"],"corresponding_institution_ids":["https://openalex.org/I47720641"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.18144133,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":null,"first_page":"557","last_page":"561"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.8716367483139038},{"id":"https://openalex.org/keywords/boundary-scan","display_name":"Boundary scan","score":0.8489798307418823},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7592215538024902},{"id":"https://openalex.org/keywords/aliasing","display_name":"Aliasing","score":0.6199962496757507},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6169894337654114},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.4976063072681427},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.48361626267433167},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4677425026893616},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.38317418098449707},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3267172873020172},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2741319537162781},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22386452555656433},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.16387531161308289},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06925973296165466}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.8716367483139038},{"id":"https://openalex.org/C992767","wikidata":"https://www.wikidata.org/wiki/Q895156","display_name":"Boundary scan","level":3,"score":0.8489798307418823},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7592215538024902},{"id":"https://openalex.org/C4069607","wikidata":"https://www.wikidata.org/wiki/Q868732","display_name":"Aliasing","level":3,"score":0.6199962496757507},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6169894337654114},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4976063072681427},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.48361626267433167},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4677425026893616},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38317418098449707},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3267172873020172},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2741319537162781},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22386452555656433},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.16387531161308289},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06925973296165466},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C136536468","wikidata":"https://www.wikidata.org/wiki/Q1225894","display_name":"Undersampling","level":2,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icarcv.2004.1468887","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icarcv.2004.1468887","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICARCV 2004 8th Control, Automation, Robotics and Vision Conference, 2004.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2028504835","https://openalex.org/W2158847177"],"related_works":["https://openalex.org/W2083969764","https://openalex.org/W2379280877","https://openalex.org/W2001654810","https://openalex.org/W2538042735","https://openalex.org/W1484535011","https://openalex.org/W2105797754","https://openalex.org/W2081032080","https://openalex.org/W2134733504","https://openalex.org/W2144460576","https://openalex.org/W2374241634"],"abstract_inverted_index":{"Based":[0],"on":[1],"comprehensive":[2],"analysis":[3],"of":[4,15,33],"the":[5,31],"existing":[6],"boundary-scan":[7],"interconnect":[8,17],"test,":[9],"a":[10,24],"new":[11],"fault":[12],"diagnosis":[13],"model":[14],"VLSI":[16],"test":[18],"is":[19],"established,":[20],"which":[21],"can":[22],"ensure":[23],"comparatively":[25],"higher":[26],"testing":[27],"speed,":[28],"and":[29,36],"solve":[30],"problems":[32],"symptom":[34,37],"misjudgment":[35],"aliasing":[38],"effectively.":[39]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}