{"id":"https://openalex.org/W4360604918","doi":"https://doi.org/10.1109/icaiic57133.2023.10066996","title":"Fast Verilog Simulation using Tel-based Verification Code Generation for Dynamically Reloading from Pre-Simulation Snapshot","display_name":"Fast Verilog Simulation using Tel-based Verification Code Generation for Dynamically Reloading from Pre-Simulation Snapshot","publication_year":2023,"publication_date":"2023-02-20","ids":{"openalex":"https://openalex.org/W4360604918","doi":"https://doi.org/10.1109/icaiic57133.2023.10066996"},"language":"en","primary_location":{"id":"doi:10.1109/icaiic57133.2023.10066996","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icaiic57133.2023.10066996","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 International Conference on Artificial Intelligence in Information and Communication (ICAIIC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042015215","display_name":"Yonghun Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I31419693","display_name":"Kyungpook National University","ror":"https://ror.org/040c17130","country_code":"KR","type":"education","lineage":["https://openalex.org/I31419693"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Yonghun Lee","raw_affiliation_strings":["School of Electronic and Electrical Engineering, Kyungpook National University,Daegu,Republic of Korea","School of Electronic and Electrical Engineering, Kyungpook National University, Daegu, Republic of Korea"],"affiliations":[{"raw_affiliation_string":"School of Electronic and Electrical Engineering, Kyungpook National University,Daegu,Republic of Korea","institution_ids":["https://openalex.org/I31419693"]},{"raw_affiliation_string":"School of Electronic and Electrical Engineering, Kyungpook National University, Daegu, Republic of Korea","institution_ids":["https://openalex.org/I31419693"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030304824","display_name":"Daejin Park","orcid":"https://orcid.org/0000-0002-5560-873X"},"institutions":[{"id":"https://openalex.org/I31419693","display_name":"Kyungpook National University","ror":"https://ror.org/040c17130","country_code":"KR","type":"education","lineage":["https://openalex.org/I31419693"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Daejin Park","raw_affiliation_strings":["School of Electronic and Electrical Engineering, Kyungpook National University,Daegu,Republic of Korea","School of Electronic and Electrical Engineering, Kyungpook National University, Daegu, Republic of Korea"],"affiliations":[{"raw_affiliation_string":"School of Electronic and Electrical Engineering, Kyungpook National University,Daegu,Republic of Korea","institution_ids":["https://openalex.org/I31419693"]},{"raw_affiliation_string":"School of Electronic and Electrical Engineering, Kyungpook National University, Daegu, Republic of Korea","institution_ids":["https://openalex.org/I31419693"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5042015215"],"corresponding_institution_ids":["https://openalex.org/I31419693"],"apc_list":null,"apc_paid":null,"fwci":0.326,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.46093258,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"595","last_page":"597"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9869999885559082,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9869999885559082,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11159","display_name":"Manufacturing Process and Optimization","score":0.9591000080108643,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11195","display_name":"Simulation Techniques and Applications","score":0.9519000053405762,"subfield":{"id":"https://openalex.org/subfields/1803","display_name":"Management Science and Operations Research"},"field":{"id":"https://openalex.org/fields/18","display_name":"Decision Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.8475543260574341},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8389953374862671},{"id":"https://openalex.org/keywords/snapshot","display_name":"Snapshot (computer storage)","score":0.8171771764755249},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.6443518400192261},{"id":"https://openalex.org/keywords/code-coverage","display_name":"Code coverage","score":0.5370932817459106},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.45077869296073914},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39054441452026367},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3415992259979248},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.241460919380188},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.2099308967590332},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.18200883269309998},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16723179817199707},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.15873056650161743},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.15447548031806946}],"concepts":[{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.8475543260574341},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8389953374862671},{"id":"https://openalex.org/C55282118","wikidata":"https://www.wikidata.org/wiki/Q252683","display_name":"Snapshot (computer storage)","level":2,"score":0.8171771764755249},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.6443518400192261},{"id":"https://openalex.org/C53942775","wikidata":"https://www.wikidata.org/wiki/Q1211721","display_name":"Code coverage","level":3,"score":0.5370932817459106},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.45077869296073914},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39054441452026367},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3415992259979248},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.241460919380188},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.2099308967590332},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.18200883269309998},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16723179817199707},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.15873056650161743},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.15447548031806946},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icaiic57133.2023.10066996","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icaiic57133.2023.10066996","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 International Conference on Artificial Intelligence in Information and Communication (ICAIIC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G8162994417","display_name":null,"funder_award_id":"4199990113966","funder_id":"https://openalex.org/F4320311649","funder_display_name":"Ministry of Education"}],"funders":[{"id":"https://openalex.org/F4320311649","display_name":"Ministry of Education","ror":"https://ror.org/036nq5137"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2071293403","https://openalex.org/W2543504053","https://openalex.org/W4244780076"],"related_works":["https://openalex.org/W2761297466","https://openalex.org/W1993477016","https://openalex.org/W4360604918","https://openalex.org/W2171182892","https://openalex.org/W2363746530","https://openalex.org/W2366218715","https://openalex.org/W2624620506","https://openalex.org/W4312121077","https://openalex.org/W2899944102","https://openalex.org/W2389442759"],"abstract_inverted_index":{"As":[0],"design":[1,8,52,73],"complexity":[2],"increases,":[3],"turn-around":[4],"time":[5,16,24,49,145],"(TAT)":[6],"of":[7,28,53,109],"development":[9],"increases.":[10,25],"Designers":[11],"may":[12],"not":[13],"have":[14],"enough":[15],"to":[17,32,40,45,70],"cover":[18],"all":[19,72],"test,":[20],"because":[21],"Verilog":[22,36,58],"simulation":[23,37,47,104,144],"The":[26,89,112,142],"aim":[27],"this":[29],"paper":[30],"is":[31],"present":[33],"an":[34],"existing":[35],"method":[38,44],"and":[39,77,84,114,127],"propose":[41],"a":[42],"new":[43],"reduce":[46],"run":[48],"for":[50,99],"the":[51,60,68,94,129,134,151],"large":[54],"system":[55],"implemented":[56],"in":[57,59,65],"iterative":[61],"flows.":[62],"Small":[63],"changes":[64],"testbench":[66],"caused":[67],"need":[69],"repeat":[71],"flows,":[74],"including":[75],"basic":[76,113],"common":[78],"test":[79,118,135],"sequences":[80,119],"such":[81],"as":[82],"booting":[83],"power":[85],"on":[86],"stabilization":[87],"sequences.":[88],"proposed":[90,152],"verification":[91,97,153],"flows":[92],"use":[93],"Tcl":[95,125,138],"based":[96],"code":[98,139],"dynamically":[100],"reloading":[101],"from":[102],"previous":[103],"snapshot":[105,131],"without":[106,140],"repeated":[107],"compiling":[108],"source":[110],"code.":[111],"commonly":[115],"used":[116],"long":[117],"are":[120],"saved":[121,130],"by":[122,148],"simulator":[123],"using":[124,137],"command":[126],"reload":[128],"after":[132],"driving":[133],"sequence":[136],"recompiling.":[141],"total":[143],"was":[146],"reduced":[147],"53%":[149],"with":[150],"flow.":[154]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}