{"id":"https://openalex.org/W2902035679","doi":"https://doi.org/10.1109/icacci.2018.8554639","title":"Accurate Power and Latency Analysis of a Through-Silicon Via(TSV)","display_name":"Accurate Power and Latency Analysis of a Through-Silicon Via(TSV)","publication_year":2018,"publication_date":"2018-09-01","ids":{"openalex":"https://openalex.org/W2902035679","doi":"https://doi.org/10.1109/icacci.2018.8554639","mag":"2902035679"},"language":"en","primary_location":{"id":"doi:10.1109/icacci.2018.8554639","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icacci.2018.8554639","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080102308","display_name":"Ujjwal Pasupulety","orcid":"https://orcid.org/0000-0001-8760-2829"},"institutions":[{"id":"https://openalex.org/I11880225","display_name":"National Institute of Technology Karnataka","ror":"https://ror.org/01hz4v948","country_code":"IN","type":"education","lineage":["https://openalex.org/I11880225"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Ujjwal Pasupulety","raw_affiliation_strings":["Systems, Parallelization and Architecture Research Lab, National Institute of Technology Karnataka, Surathkal, Mangalore, Karnataka"],"affiliations":[{"raw_affiliation_string":"Systems, Parallelization and Architecture Research Lab, National Institute of Technology Karnataka, Surathkal, Mangalore, Karnataka","institution_ids":["https://openalex.org/I11880225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053833898","display_name":"Bheemappa Halavar","orcid":"https://orcid.org/0000-0003-4776-7180"},"institutions":[{"id":"https://openalex.org/I11880225","display_name":"National Institute of Technology Karnataka","ror":"https://ror.org/01hz4v948","country_code":"IN","type":"education","lineage":["https://openalex.org/I11880225"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Bheemappa Halavar","raw_affiliation_strings":["Systems, Parallelization and Architecture Research Lab, National Institute of Technology Karnataka, Surathkal, Mangalore, Karnataka"],"affiliations":[{"raw_affiliation_string":"Systems, Parallelization and Architecture Research Lab, National Institute of Technology Karnataka, Surathkal, Mangalore, Karnataka","institution_ids":["https://openalex.org/I11880225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004440264","display_name":"Basavaraj Talawar","orcid":"https://orcid.org/0000-0001-5054-3124"},"institutions":[{"id":"https://openalex.org/I11880225","display_name":"National Institute of Technology Karnataka","ror":"https://ror.org/01hz4v948","country_code":"IN","type":"education","lineage":["https://openalex.org/I11880225"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Basavaraj Talawar","raw_affiliation_strings":["Systems, Parallelization and Architecture Research Lab, National Institute of Technology Karnataka, Surathkal, Mangalore, Karnataka"],"affiliations":[{"raw_affiliation_string":"Systems, Parallelization and Architecture Research Lab, National Institute of Technology Karnataka, Surathkal, Mangalore, Karnataka","institution_ids":["https://openalex.org/I11880225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5080102308"],"corresponding_institution_ids":["https://openalex.org/I11880225"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.12648685,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10783","display_name":"Additive Manufacturing and 3D Printing Technologies","score":0.9850000143051147,"subfield":{"id":"https://openalex.org/subfields/2203","display_name":"Automotive Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7727370262145996},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.7645089626312256},{"id":"https://openalex.org/keywords/through-silicon-via","display_name":"Through-silicon via","score":0.7323914766311646},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.695067286491394},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.6654258370399475},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5349361300468445},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5319398045539856},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5271085500717163},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.46660229563713074},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.4522063434123993},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4481201171875},{"id":"https://openalex.org/keywords/mesh-networking","display_name":"Mesh networking","score":0.4149787425994873},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39502888917922974},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3327483534812927},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.2934982180595398},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27291324734687805},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2174963653087616},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.19781798124313354},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.16715317964553833},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.10561025142669678},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10075366497039795},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.07434579730033875}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7727370262145996},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.7645089626312256},{"id":"https://openalex.org/C45632049","wikidata":"https://www.wikidata.org/wiki/Q1578120","display_name":"Through-silicon via","level":3,"score":0.7323914766311646},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.695067286491394},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.6654258370399475},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5349361300468445},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5319398045539856},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5271085500717163},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.46660229563713074},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.4522063434123993},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4481201171875},{"id":"https://openalex.org/C123691950","wikidata":"https://www.wikidata.org/wiki/Q25552104","display_name":"Mesh networking","level":3,"score":0.4149787425994873},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39502888917922974},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3327483534812927},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.2934982180595398},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27291324734687805},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2174963653087616},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.19781798124313354},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.16715317964553833},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.10561025142669678},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10075366497039795},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.07434579730033875},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icacci.2018.8554639","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icacci.2018.8554639","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8500000238418579}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1522190160","https://openalex.org/W1912185465","https://openalex.org/W1968957853","https://openalex.org/W1970092806","https://openalex.org/W1985818188","https://openalex.org/W1999991706","https://openalex.org/W2056553866","https://openalex.org/W2106537813","https://openalex.org/W2118231264","https://openalex.org/W2160837841","https://openalex.org/W2171186885","https://openalex.org/W2171990275","https://openalex.org/W2180663262","https://openalex.org/W2324415375","https://openalex.org/W2382505656","https://openalex.org/W2567047081","https://openalex.org/W4236302577","https://openalex.org/W6731708998"],"related_works":["https://openalex.org/W2027159884","https://openalex.org/W1990828594","https://openalex.org/W2089377260","https://openalex.org/W2046139226","https://openalex.org/W2513353273","https://openalex.org/W2333804548","https://openalex.org/W4399621287","https://openalex.org/W1968957853","https://openalex.org/W2549021975","https://openalex.org/W2535331497"],"abstract_inverted_index":{"A":[0],"Through":[1],"Silicon":[2],"Via(TSV)":[3],"interconnects":[4,75],"vertically":[5],"stacked":[6],"layers":[7,32],"of":[8,33,58,70,83,116,138],"circuit":[9,27],"elements":[10,28],"in":[11,145,187],"a":[12,113,146,165],"3D":[13,147,189],"IC.":[14],"This":[15],"leads":[16],"to":[17,37,52,62,89,105],"reduced":[18],"distance":[19],"and":[20,45,48,68,80,87,122,131],"increased":[21],"communication":[22],"bandwidth":[23],"between":[24],"any":[25],"two":[26],"located":[29],"on":[30,129],"different":[31,42],"the":[34,59,65,92,106,139,156,171,179,183,188,197],"chip":[35,54],"compared":[36,51],"2D":[38,166,198],"NoCs.":[39],"TSVs":[40,71,84,111],"have":[41],"physical":[43,136],"characteristics":[44],"associated":[46,120],"latency":[47,69,81,121,186],"power":[49,66,79,124,132,160],"consumption":[50,67,125],"horizontal":[53,74,180],"interconnects.":[55],"The":[56,119],"need":[57],"hour":[60],"is":[61,126,153,162,192],"accurately":[63],"estimate":[64],"separately":[72,177],"from":[73,178],"through":[76],"simulation.":[77],"Accurate":[78],"models":[82,133,144],"enable":[85],"architects":[86],"researchers":[88],"arrive":[90],"at":[91],"optimal":[93],"design":[94],"space":[95],"by":[96,168],"performing":[97],"quick":[98],"trade-off":[99],"studies.":[100],"We":[101],"propose":[102],"an":[103],"extension":[104],"BookSim":[107],"simulator":[108],"that":[109,155],"considers":[110],"as":[112],"separate":[114],"type":[115],"on-chip":[117],"interconnect.":[118],"dynamic":[123],"calculated":[127],"based":[128],"delay":[130],"involving":[134],"various":[135],"parameters":[137],"TSV.":[140],"Upon":[141],"applying":[142],"these":[143],"4\u00d74\u00d74":[148],"mesh":[149,167,190],"topology":[150,191],"simulation,":[151],"it":[152],"observed":[154],"total":[157],"average":[158,184],"link":[159],"consumed":[161],"lower":[163,195],"than":[164,196],"13%":[169],"when":[170],"vertical":[172],"links(containing":[173],"TSVs)":[174],"are":[175],"treated":[176],"links.":[181],"Additionally,":[182],"network":[185],"roughly":[193],"60-82%":[194],"case.":[199]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}