{"id":"https://openalex.org/W2903473094","doi":"https://doi.org/10.1109/icacci.2018.8554617","title":"All Digital Phase Locked Loop for Low Frequency Applications","display_name":"All Digital Phase Locked Loop for Low Frequency Applications","publication_year":2018,"publication_date":"2018-09-01","ids":{"openalex":"https://openalex.org/W2903473094","doi":"https://doi.org/10.1109/icacci.2018.8554617","mag":"2903473094"},"language":"en","primary_location":{"id":"doi:10.1109/icacci.2018.8554617","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icacci.2018.8554617","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005688968","display_name":"Pradyuman R Bissa","orcid":null},"institutions":[{"id":"https://openalex.org/I81556334","display_name":"Amrita Vishwa Vidyapeetham","ror":"https://ror.org/03am10p12","country_code":"IN","type":"education","lineage":["https://openalex.org/I81556334"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Pradyuman R Bissa","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Amrita School of Engineering, Bengaluru, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Amrita School of Engineering, Bengaluru, India","institution_ids":["https://openalex.org/I81556334"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069970288","display_name":"Kirti S. Pande","orcid":null},"institutions":[{"id":"https://openalex.org/I81556334","display_name":"Amrita Vishwa Vidyapeetham","ror":"https://ror.org/03am10p12","country_code":"IN","type":"education","lineage":["https://openalex.org/I81556334"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Kirti S Pande","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Amrita School of Engineering, Bengaluru, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Amrita School of Engineering, Bengaluru, India","institution_ids":["https://openalex.org/I81556334"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5005688968"],"corresponding_institution_ids":["https://openalex.org/I81556334"],"apc_list":null,"apc_paid":null,"fwci":0.515,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.68597343,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"813","last_page":"819"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7033724188804626},{"id":"https://openalex.org/keywords/cordic","display_name":"CORDIC","score":0.6965280771255493},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.673527717590332},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6390891075134277},{"id":"https://openalex.org/keywords/phase-frequency-detector","display_name":"Phase frequency detector","score":0.5651944279670715},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4719737470149994},{"id":"https://openalex.org/keywords/digitally-controlled-oscillator","display_name":"Digitally controlled oscillator","score":0.4552731215953827},{"id":"https://openalex.org/keywords/direct-digital-synthesizer","display_name":"Direct digital synthesizer","score":0.44551753997802734},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.4256320595741272},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33540889620780945},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.32805582880973816},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20907485485076904},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18481633067131042},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1768074333667755},{"id":"https://openalex.org/keywords/variable-frequency-oscillator","display_name":"Variable-frequency oscillator","score":0.1197003722190857},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.08719417452812195},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07828420400619507}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7033724188804626},{"id":"https://openalex.org/C58870171","wikidata":"https://www.wikidata.org/wiki/Q116076","display_name":"CORDIC","level":3,"score":0.6965280771255493},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.673527717590332},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6390891075134277},{"id":"https://openalex.org/C2776158855","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase frequency detector","level":5,"score":0.5651944279670715},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4719737470149994},{"id":"https://openalex.org/C167872736","wikidata":"https://www.wikidata.org/wiki/Q5276224","display_name":"Digitally controlled oscillator","level":5,"score":0.4552731215953827},{"id":"https://openalex.org/C166089067","wikidata":"https://www.wikidata.org/wiki/Q1227465","display_name":"Direct digital synthesizer","level":5,"score":0.44551753997802734},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.4256320595741272},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33540889620780945},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.32805582880973816},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20907485485076904},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18481633067131042},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1768074333667755},{"id":"https://openalex.org/C120164764","wikidata":"https://www.wikidata.org/wiki/Q705396","display_name":"Variable-frequency oscillator","level":4,"score":0.1197003722190857},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.08719417452812195},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07828420400619507},{"id":"https://openalex.org/C114825011","wikidata":"https://www.wikidata.org/wiki/Q440704","display_name":"Charge pump","level":4,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icacci.2018.8554617","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icacci.2018.8554617","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W2021980694","https://openalex.org/W2087745277","https://openalex.org/W2092832068","https://openalex.org/W2097888999","https://openalex.org/W2108458508","https://openalex.org/W2119080246","https://openalex.org/W2144286844","https://openalex.org/W2147533202","https://openalex.org/W2150143405","https://openalex.org/W2152208424","https://openalex.org/W2152856317","https://openalex.org/W2339809642","https://openalex.org/W2771585423","https://openalex.org/W2801061845","https://openalex.org/W3145887276","https://openalex.org/W6674586208","https://openalex.org/W6682337461","https://openalex.org/W6751601844"],"related_works":["https://openalex.org/W2085299594","https://openalex.org/W2078991038","https://openalex.org/W3150920887","https://openalex.org/W2540964592","https://openalex.org/W2605275718","https://openalex.org/W2118000296","https://openalex.org/W1975545773","https://openalex.org/W2376436439","https://openalex.org/W1576000529","https://openalex.org/W2897577950"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3,19,128,184],"architecture":[4],"for":[5,14,86,133],"the":[6,59,66,71,105,114,140,170,189],"All":[7],"Digital":[8,37,43,122],"Phase":[9,30],"Locked":[10],"Loop":[11],"(ADPLL)":[12],"suitable":[13],"low":[15],"frequency":[16,69,88,111,200],"applications":[17],"having":[18],"optimum":[20],"area":[21,141],"and":[22,41,54,108,157],"power":[23],"overhead.":[24,142],"The":[25,79,90,116,143,167,192],"described":[26],"ADPLL":[27,145,194],"consists":[28],"of":[29,47,70,127,186,201],"Frequency":[31,99],"Detector":[32],"(PFD),":[33],"Binary":[34],"search":[35,75,81],"module,":[36],"Controlled":[38],"Oscillator":[39],"(DCO)":[40],"Direct":[42],"Synthesizer":[44],"(DDS)":[45],"all":[46],"these":[48],"blocks":[49],"are":[50],"realized":[51],"as":[52,97],"digital":[53],"discrete-time":[55],"components.":[56],"To":[57],"calculate":[58],"delay":[60,91],"line":[61,92],"length":[62,93],"which":[63,182],"corresponds":[64],"to":[65,103,135,178],"appropriate":[67],"output":[68,106],"DCO":[72,168],"a":[73,98,119,174,198],"binary":[74,80],"algorithm":[76,82,125],"is":[77,94,146],"used.":[78],"facilitates":[83],"fast":[84],"locking":[85],"arbitrary":[87],"changes.":[89],"also":[95],"used":[96],"Tuning":[100],"Word":[101],"(FTW)":[102],"tune":[104],"sine":[107],"cosine":[109],"signal":[110],"generated":[112],"by":[113],"DDS.":[115],"DDS":[117],"employs":[118],"Coordinate":[120],"Rotational":[121],"Computer":[123],"(CORDIC)":[124],"instead":[126],"Look":[129],"Up":[130],"Table":[131],"(LUT)":[132],"phase":[134],"amplitude":[136],"conversion":[137],"thereby":[138],"reducing":[139],"proposed":[144,171,193],"implemented":[147],"using":[148,152,159],"Verilog":[149],"HDL,":[150],"simulated":[151],"Mentor":[153],"Graphics":[154],"Questa-sim":[155],"tool":[156,162],"synthesized":[158],"Cadence":[160],"EDA":[161],"at":[163],"45":[164],"nm":[165],"technology.":[166],"in":[169],"design":[172],"has":[173],"period":[175],"jitter":[176],"measured":[177],"be":[179],"7.84":[180],"ps":[181],"shows":[183],"improvement":[185],"65%":[187],"over":[188],"referred":[190],"paper.":[191],"can":[195],"lock":[196],"up-to":[197],"maximum":[199],"200":[202],"MHz.":[203]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}