{"id":"https://openalex.org/W2771938548","doi":"https://doi.org/10.1109/icacci.2017.8126164","title":"Fpga implementation of fourier segmentation for empirical wavelet transform","display_name":"Fpga implementation of fourier segmentation for empirical wavelet transform","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2771938548","doi":"https://doi.org/10.1109/icacci.2017.8126164","mag":"2771938548"},"language":"en","primary_location":{"id":"doi:10.1109/icacci.2017.8126164","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icacci.2017.8126164","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087283709","display_name":"N. Pravin","orcid":null},"institutions":[{"id":"https://openalex.org/I81556334","display_name":"Amrita Vishwa Vidyapeetham","ror":"https://ror.org/03am10p12","country_code":"IN","type":"education","lineage":["https://openalex.org/I81556334"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"N. Pravin","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Amrita University, Coimbatore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Amrita University, Coimbatore, India","institution_ids":["https://openalex.org/I81556334"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042511821","display_name":"Shrivastava Shishir","orcid":null},"institutions":[{"id":"https://openalex.org/I81556334","display_name":"Amrita Vishwa Vidyapeetham","ror":"https://ror.org/03am10p12","country_code":"IN","type":"education","lineage":["https://openalex.org/I81556334"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. K. Shishir","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Amrita University, Coimbatore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Amrita University, Coimbatore, India","institution_ids":["https://openalex.org/I81556334"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032667607","display_name":"S. Anirudh","orcid":null},"institutions":[{"id":"https://openalex.org/I81556334","display_name":"Amrita Vishwa Vidyapeetham","ror":"https://ror.org/03am10p12","country_code":"IN","type":"education","lineage":["https://openalex.org/I81556334"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. Anirudh","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Amrita University, Coimbatore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Amrita University, Coimbatore, India","institution_ids":["https://openalex.org/I81556334"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015636891","display_name":"Raghunandan Srinath","orcid":null},"institutions":[{"id":"https://openalex.org/I81556334","display_name":"Amrita Vishwa Vidyapeetham","ror":"https://ror.org/03am10p12","country_code":"IN","type":"education","lineage":["https://openalex.org/I81556334"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"R. Srinath","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Amrita University, Coimbatore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Amrita University, Coimbatore, India","institution_ids":["https://openalex.org/I81556334"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067401327","display_name":"B. Bala Tripura Sundari","orcid":null},"institutions":[{"id":"https://openalex.org/I81556334","display_name":"Amrita Vishwa Vidyapeetham","ror":"https://ror.org/03am10p12","country_code":"IN","type":"education","lineage":["https://openalex.org/I81556334"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"B. Bala Tripura Sundari","raw_affiliation_strings":["Amrita Vishwa Vidyapeetham, Coimbatore, Tamil Nadu, IN"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Amrita Vishwa Vidyapeetham, Coimbatore, Tamil Nadu, IN","institution_ids":["https://openalex.org/I81556334"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.17599833,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":"70 71","issue":null,"first_page":"2152","last_page":"2155"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10688","display_name":"Image and Signal Denoising Methods","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10688","display_name":"Image and Signal Denoising Methods","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11447","display_name":"Blind Source Separation Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10876","display_name":"Fault Detection and Control Systems","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7993793487548828},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7524062991142273},{"id":"https://openalex.org/keywords/wavelet","display_name":"Wavelet","score":0.6549677848815918},{"id":"https://openalex.org/keywords/wavelet-transform","display_name":"Wavelet transform","score":0.6189956665039062},{"id":"https://openalex.org/keywords/segmentation","display_name":"Segmentation","score":0.49378523230552673},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4855799078941345},{"id":"https://openalex.org/keywords/fourier-transform","display_name":"Fourier transform","score":0.4698468744754791},{"id":"https://openalex.org/keywords/harmonic-wavelet-transform","display_name":"Harmonic wavelet transform","score":0.46752217411994934},{"id":"https://openalex.org/keywords/discrete-wavelet-transform","display_name":"Discrete wavelet transform","score":0.4482182264328003},{"id":"https://openalex.org/keywords/second-generation-wavelet-transform","display_name":"Second-generation wavelet transform","score":0.4384611248970032},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.3995208144187927},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3993256688117981},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3531113862991333},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1171247661113739}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7993793487548828},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7524062991142273},{"id":"https://openalex.org/C47432892","wikidata":"https://www.wikidata.org/wiki/Q831390","display_name":"Wavelet","level":2,"score":0.6549677848815918},{"id":"https://openalex.org/C196216189","wikidata":"https://www.wikidata.org/wiki/Q2867","display_name":"Wavelet transform","level":3,"score":0.6189956665039062},{"id":"https://openalex.org/C89600930","wikidata":"https://www.wikidata.org/wiki/Q1423946","display_name":"Segmentation","level":2,"score":0.49378523230552673},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4855799078941345},{"id":"https://openalex.org/C102519508","wikidata":"https://www.wikidata.org/wiki/Q6520159","display_name":"Fourier transform","level":2,"score":0.4698468744754791},{"id":"https://openalex.org/C1109138","wikidata":"https://www.wikidata.org/wiki/Q3280930","display_name":"Harmonic wavelet transform","level":5,"score":0.46752217411994934},{"id":"https://openalex.org/C46286280","wikidata":"https://www.wikidata.org/wiki/Q2414958","display_name":"Discrete wavelet transform","level":4,"score":0.4482182264328003},{"id":"https://openalex.org/C111350171","wikidata":"https://www.wikidata.org/wiki/Q7443700","display_name":"Second-generation wavelet transform","level":5,"score":0.4384611248970032},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.3995208144187927},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3993256688117981},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3531113862991333},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1171247661113739},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icacci.2017.8126164","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icacci.2017.8126164","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4000000059604645,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320309507","display_name":"San Diego State University","ror":"https://ror.org/0264fdx42"},{"id":"https://openalex.org/F4320311327","display_name":"Amrita Vishwa Vidyapeetham University","ror":"https://ror.org/03am10p12"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1438045566","https://openalex.org/W2019900743","https://openalex.org/W2074630250","https://openalex.org/W2095257860","https://openalex.org/W2147230369","https://openalex.org/W2207789808","https://openalex.org/W2217684237","https://openalex.org/W2230421422","https://openalex.org/W2245188166","https://openalex.org/W2330025265","https://openalex.org/W2404598724","https://openalex.org/W2541863878","https://openalex.org/W2607377556","https://openalex.org/W6713128847"],"related_works":["https://openalex.org/W1588899229","https://openalex.org/W2085792030","https://openalex.org/W2088723847","https://openalex.org/W2023142747","https://openalex.org/W1967182499","https://openalex.org/W2120966954","https://openalex.org/W2037009764","https://openalex.org/W2759775138","https://openalex.org/W2172291505","https://openalex.org/W2501033992"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,29,36,75,91],"Field":[4],"Programmable":[5],"Gate":[6],"Array":[7],"(FPGA)":[8],"based":[9],"implementation":[10,137],"of":[11,35,57,63,70,82],"the":[12,20,33,46,55,58,61,64,68,71,80,83,86,112,130],"Fourier":[13,72,87],"Segmentation":[14],"process":[15,89,94],"that":[16,42],"is":[17,28,90],"used":[18],"in":[19,60,78,138],"Empirical":[21,25],"Wavelet":[22,26],"Transform.":[23],"The":[24,102,120],"Transform":[27],"method":[30],"to":[31,45,98,106,125],"determine":[32],"modes":[34,81],"given":[37],"signal":[38,65],"by":[39,53,136],"building":[40],"wavelets":[41,50],"are":[43,51],"adapted":[44],"processed":[47],"signal.":[48,84],"Such":[49],"constructed":[52],"determining":[54],"location":[56],"information":[59],"spectrum":[62,73],"and":[66,134],"hence,":[67],"segmentation":[69,88],"plays":[74],"crucial":[76],"role":[77],"extracting":[79],"However,":[85],"time":[92],"consuming":[93],"making":[95],"it":[96],"difficult":[97],"reach":[99],"real-time":[100],"constraints.":[101],"proposed":[103],"design":[104,121],"aims":[105],"addresses":[107],"this":[108],"issue.":[109],"It":[110],"utilizes":[111],"AMBA":[113],"AXI-4":[114],"STREAM":[115],"protocol":[116],"for":[117],"inter-module":[118],"communication.":[119],"has":[122],"been":[123],"simulated":[124],"test":[126],"its":[127],"functionality":[128],"using":[129],"Xilinx":[131,139],"Vivado":[132],"Simulator":[133],"verified":[135],"Virtex-7":[140],"XC7VX690T":[141],"FPGA.":[142]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}