{"id":"https://openalex.org/W2548503586","doi":"https://doi.org/10.1109/icacci.2016.7732440","title":"Network processor \u2014 A simplified approach for transport layer offloading on NIC","display_name":"Network processor \u2014 A simplified approach for transport layer offloading on NIC","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2548503586","doi":"https://doi.org/10.1109/icacci.2016.7732440","mag":"2548503586"},"language":"en","primary_location":{"id":"doi:10.1109/icacci.2016.7732440","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icacci.2016.7732440","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046711232","display_name":"Geetanjali Gadre","orcid":null},"institutions":[{"id":"https://openalex.org/I1331500379","display_name":"Centre for Development of Advanced Computing","ror":"https://ror.org/022abst40","country_code":"IN","type":"facility","lineage":["https://openalex.org/I1331500379","https://openalex.org/I4210121746"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Geetanjali Gadre","raw_affiliation_strings":["Centre for Development of Advanced Computing (C-DAC) Pune University Campus, Ganeshkhind, Maharashtra, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre for Development of Advanced Computing (C-DAC) Pune University Campus, Ganeshkhind, Maharashtra, India","institution_ids":["https://openalex.org/I1331500379"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025165479","display_name":"Shreeya Badhe","orcid":null},"institutions":[{"id":"https://openalex.org/I1331500379","display_name":"Centre for Development of Advanced Computing","ror":"https://ror.org/022abst40","country_code":"IN","type":"facility","lineage":["https://openalex.org/I1331500379","https://openalex.org/I4210121746"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Shreeya Badhe","raw_affiliation_strings":["Centre for Development of Advanced Computing (C-DAC) Pune University Campus, Ganeshkhind, Maharashtra, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre for Development of Advanced Computing (C-DAC) Pune University Campus, Ganeshkhind, Maharashtra, India","institution_ids":["https://openalex.org/I1331500379"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015838327","display_name":"Kedar Kulkarni","orcid":"https://orcid.org/0000-0002-1507-3195"},"institutions":[{"id":"https://openalex.org/I1331500379","display_name":"Centre for Development of Advanced Computing","ror":"https://ror.org/022abst40","country_code":"IN","type":"facility","lineage":["https://openalex.org/I1331500379","https://openalex.org/I4210121746"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Kedar Kulkarni","raw_affiliation_strings":["Centre for Development of Advanced Computing (C-DAC) Pune University Campus, Ganeshkhind, Maharashtra, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre for Development of Advanced Computing (C-DAC) Pune University Campus, Ganeshkhind, Maharashtra, India","institution_ids":["https://openalex.org/I1331500379"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1331500379"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":null,"first_page":"2542","last_page":"2548"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7942596673965454},{"id":"https://openalex.org/keywords/network-processor","display_name":"Network processor","score":0.6671849489212036},{"id":"https://openalex.org/keywords/network-interface","display_name":"Network interface","score":0.628224790096283},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5814546346664429},{"id":"https://openalex.org/keywords/protocol-stack","display_name":"Protocol stack","score":0.49058547616004944},{"id":"https://openalex.org/keywords/network-architecture","display_name":"Network architecture","score":0.47183114290237427},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.42840689420700073},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.42004355788230896},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3832372725009918},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3355787694454193},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2550550699234009},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.23407050967216492},{"id":"https://openalex.org/keywords/ethernet","display_name":"Ethernet","score":0.12202814221382141}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7942596673965454},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.6671849489212036},{"id":"https://openalex.org/C103987645","wikidata":"https://www.wikidata.org/wiki/Q985806","display_name":"Network interface","level":3,"score":0.628224790096283},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5814546346664429},{"id":"https://openalex.org/C38601921","wikidata":"https://www.wikidata.org/wiki/Q1757693","display_name":"Protocol stack","level":3,"score":0.49058547616004944},{"id":"https://openalex.org/C193415008","wikidata":"https://www.wikidata.org/wiki/Q639681","display_name":"Network architecture","level":2,"score":0.47183114290237427},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.42840689420700073},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.42004355788230896},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3832372725009918},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3355787694454193},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2550550699234009},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.23407050967216492},{"id":"https://openalex.org/C172173386","wikidata":"https://www.wikidata.org/wiki/Q79984","display_name":"Ethernet","level":2,"score":0.12202814221382141},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C24590314","wikidata":"https://www.wikidata.org/wiki/Q336038","display_name":"Wireless sensor network","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icacci.2016.7732440","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icacci.2016.7732440","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1985270856","https://openalex.org/W2075142506","https://openalex.org/W2115973983","https://openalex.org/W2116441528","https://openalex.org/W2126682372","https://openalex.org/W4250790217"],"related_works":["https://openalex.org/W2520402256","https://openalex.org/W2249714048","https://openalex.org/W2026724920","https://openalex.org/W2145023239","https://openalex.org/W2156440845","https://openalex.org/W1971358294","https://openalex.org/W4245232836","https://openalex.org/W1974983535","https://openalex.org/W1501464578","https://openalex.org/W2060648632"],"abstract_inverted_index":{"High":[0,10],"performance":[1],"Network":[2,15,22,46,54,92,111,149,183,195,205],"Interconnect":[3,16],"is":[4,43,57,72,134,207,227],"the":[5,53,91,110,119,141,182,192,214,223],"most":[6],"important":[7],"component":[8],"in":[9,61,67,123,140,197],"Performance":[11],"Computing":[12],"systems.":[13],"The":[14],"mainly":[17],"consists":[18],"of":[19,155,177,194],"three":[20],"components:":[21],"Interface":[23,47,55,93,112],"Card,":[24],"Switch":[25],"fabric,":[26],"and":[27,38,81],"Light":[28],"weight":[29],"protocol":[30,42,68,130,198,233],"stack.":[31],"In":[32,49,166],"order":[33],"to":[34,45,99,114,137],"achieve":[35,138],"high":[36],"bandwidth":[37],"low":[39],"latency,":[40],"transport":[41,50],"offloaded":[44],"Card.":[48],"offload":[51],"model,":[52],"Card":[56,94,113],"not":[58],"only":[59],"involved":[60,66],"data":[62],"transfer":[63],"but":[64],"also":[65,201,221],"processing.":[69,131,199,234],"Protocol":[70],"processing":[71],"a":[73,153,171,178],"very":[74,88,135,228],"complex":[75,232],"task":[76],"that":[77,174],"involves":[78],"multiple":[79,101,106,116],"variables":[80],"intricate":[82],"functionality.":[83],"Therefore,":[84],"it":[85,133],"would":[86],"be":[87],"beneficial":[89],"if":[90],"can":[95],"provide":[96],"enough":[97],"flexibility":[98,139],"support":[100,104,115],"protocols.":[102],"Enhancing":[103],"for":[105,129,162,185,208,230],"functionalities":[107],"will":[108],"empower":[109],"applications.":[117],"Traditionally,":[118],"fixed":[120,142],"custom":[121,143],"logic":[122],"FPGA":[124],"or":[125],"ASIC":[126],"was":[127,218],"used":[128],"But,":[132],"difficult":[136],"logic.":[144,165],"To":[145],"overcome":[146],"this":[147,167],"issue,":[148],"Processor,":[150],"which":[151,226],"provides":[152],"lot":[154],"flexibility,":[156],"has":[157],"emerged":[158],"as":[159,181],"an":[160],"alternative":[161],"conventional":[163],"hardwired":[164],"paper,":[168],"we":[169],"present":[170],"novel":[172],"architecture":[173,217],"makes":[175],"use":[176,193],"RISC":[179],"processor":[180,184],"high-speed":[186],"network":[187],"interfaces.":[188],"We":[189,200,220],"focus":[190],"on":[191],"Processor":[196,206],"share":[202],"how":[203],"useful":[204],"supporting":[209],"additional":[210],"features,":[211],"even":[212],"after":[213],"complete":[215],"NIC":[216],"finalized.":[219],"explain":[222],"debugging":[224,231],"strategy,":[225],"helpful":[229]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}