{"id":"https://openalex.org/W2548901086","doi":"https://doi.org/10.1109/icacci.2016.7732220","title":"Built in self-test scheme for SRAM memories","display_name":"Built in self-test scheme for SRAM memories","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2548901086","doi":"https://doi.org/10.1109/icacci.2016.7732220","mag":"2548901086"},"language":"en","primary_location":{"id":"doi:10.1109/icacci.2016.7732220","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icacci.2016.7732220","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090804663","display_name":"Abhinav Sharma","orcid":"https://orcid.org/0000-0002-9008-3262"},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Abhinav Sharma","raw_affiliation_strings":["School of Electronics Engineering, VIT University, Chennai, India"],"affiliations":[{"raw_affiliation_string":"School of Electronics Engineering, VIT University, Chennai, India","institution_ids":["https://openalex.org/I876193797"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071011712","display_name":"V. Ravi","orcid":"https://orcid.org/0000-0002-5097-6189"},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"V. Ravi","raw_affiliation_strings":["School of Electronics Engineering, VIT University, Chennai, India"],"affiliations":[{"raw_affiliation_string":"School of Electronics Engineering, VIT University, Chennai, India","institution_ids":["https://openalex.org/I876193797"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5090804663"],"corresponding_institution_ids":["https://openalex.org/I876193797"],"apc_list":null,"apc_paid":null,"fwci":0.946,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.74741396,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":"4","issue":null,"first_page":"1266","last_page":"1270"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.9225080609321594},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6006503105163574},{"id":"https://openalex.org/keywords/parametric-statistics","display_name":"Parametric statistics","score":0.5115305185317993},{"id":"https://openalex.org/keywords/miniaturization","display_name":"Miniaturization","score":0.506925642490387},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.4867575168609619},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4789503216743469},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.4629778265953064},{"id":"https://openalex.org/keywords/cadence","display_name":"Cadence","score":0.450137734413147},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.4412224590778351},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.42848724126815796},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3678484559059143},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.23580917716026306},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2347600758075714},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.22120821475982666},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21555081009864807},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.11529242992401123}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.9225080609321594},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6006503105163574},{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.5115305185317993},{"id":"https://openalex.org/C57528182","wikidata":"https://www.wikidata.org/wiki/Q1271842","display_name":"Miniaturization","level":2,"score":0.506925642490387},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.4867575168609619},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4789503216743469},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.4629778265953064},{"id":"https://openalex.org/C2777125575","wikidata":"https://www.wikidata.org/wiki/Q14088448","display_name":"Cadence","level":2,"score":0.450137734413147},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.4412224590778351},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.42848724126815796},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3678484559059143},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.23580917716026306},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2347600758075714},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22120821475982666},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21555081009864807},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11529242992401123},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icacci.2016.7732220","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icacci.2016.7732220","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1580083564","https://openalex.org/W1611803301","https://openalex.org/W2025613532","https://openalex.org/W2079903700","https://openalex.org/W2126750376","https://openalex.org/W2137262409","https://openalex.org/W2189164221","https://openalex.org/W4248263345","https://openalex.org/W4285719527","https://openalex.org/W6687082547"],"related_works":["https://openalex.org/W1835913819","https://openalex.org/W2548084981","https://openalex.org/W2051363901","https://openalex.org/W2127348582","https://openalex.org/W2136142653","https://openalex.org/W2373152541","https://openalex.org/W2174410816","https://openalex.org/W3209598999","https://openalex.org/W2159817233","https://openalex.org/W2107909712"],"abstract_inverted_index":{"Due":[0],"to":[1,23,26,63,129],"the":[2,6,11,14,18,37,43,77,83,87,95,116,131,142],"continuous":[3],"miniaturization":[4],"in":[5,10,28,66,97,104,109,119],"size":[7],"and":[8,34,46,138],"increase":[9],"complexity":[12],"of":[13,39,48,79,90,101],"SRAM":[15,19,49,91,121,132],"circuit":[16,73,106,143],"causes":[17],"memory":[20],"more":[21],"prone":[22],"failure":[24],"due":[25],"variations":[27],"process":[29],"parameters":[30],"which":[31,93],"significantly":[32],"affect":[33],"acutely":[35],"degrading":[36],"output":[38],"SRAM.":[40],"To":[41],"enhance":[42],"consistent":[44],"performance":[45],"firmness":[47],"towards":[50],"parametric":[51],"failures,":[52],"fault":[53,118],"detection":[54,78],"mechanism":[55],"based":[56,81],"on":[57,82],"various":[58],"different":[59,72],"algorithms":[60],"is":[61,74,107,127],"used":[62,128],"call":[64],"built":[65],"Self-Test.":[67],"In":[68],"this":[69,110],"paper":[70],"a":[71],"implemented":[75],"for":[76],"faults":[80],"transient":[84],"condition":[85],"during":[86],"write":[88],"operation":[89],"cell":[92],"has":[94],"self":[96],"test":[98],"ability.":[99],"Effectiveness":[100],"developed":[102],"Built":[103],"Self-Test":[105],"presented":[108],"paper.":[111],"Simulations":[112],"are":[113],"performed":[114],"against":[115],"introduced":[117],"6T":[120],"Cell.":[122],"The":[123],"cadence":[124],"virtuoso":[125],"tool":[126],"design":[130],"cell,":[133],"differential":[134],"amplifier":[135],"level":[136],"shifter":[137],"comparator":[139],"circuit.":[140],"All":[141],"designed":[144],"with":[145],"180nm":[146],"technology.":[147]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2017,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}