{"id":"https://openalex.org/W2548034914","doi":"https://doi.org/10.1109/icacci.2016.7732109","title":"Comparative study of the impact of processor architecture on compiler tuning","display_name":"Comparative study of the impact of processor architecture on compiler tuning","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2548034914","doi":"https://doi.org/10.1109/icacci.2016.7732109","mag":"2548034914"},"language":"en","primary_location":{"id":"doi:10.1109/icacci.2016.7732109","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icacci.2016.7732109","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058256488","display_name":"N. A. B. Sankar Chebolu","orcid":null},"institutions":[{"id":"https://openalex.org/I36893310","display_name":"University of Hyderabad","ror":"https://ror.org/04a7rxb17","country_code":"IN","type":"education","lineage":["https://openalex.org/I36893310"]},{"id":"https://openalex.org/I4210115222","display_name":"Advanced Numerical Research and Analysis Group","ror":"https://ror.org/02a61vy29","country_code":"IN","type":"facility","lineage":["https://openalex.org/I1340206300","https://openalex.org/I2799351866","https://openalex.org/I4210115222","https://openalex.org/I4210150591"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"N. A. B. Sankar Chebolu","raw_affiliation_strings":["ANURAG Hyderabad India, University of Hyderabad, Hyderabad, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ANURAG Hyderabad India, University of Hyderabad, Hyderabad, India","institution_ids":["https://openalex.org/I36893310","https://openalex.org/I4210115222"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045555361","display_name":"Rajeev Wankar","orcid":"https://orcid.org/0000-0003-3714-1619"},"institutions":[{"id":"https://openalex.org/I36893310","display_name":"University of Hyderabad","ror":"https://ror.org/04a7rxb17","country_code":"IN","type":"education","lineage":["https://openalex.org/I36893310"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rajeev Wankar","raw_affiliation_strings":["School of Computer and Information Sciences, University of Hyderabad, Hyderabad, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer and Information Sciences, University of Hyderabad, Hyderabad, India","institution_ids":["https://openalex.org/I36893310"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.224,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.41306907,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"585","last_page":"592"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.9166274070739746},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8260660171508789},{"id":"https://openalex.org/keywords/x86","display_name":"x86","score":0.7845091819763184},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7518739700317383},{"id":"https://openalex.org/keywords/interprocedural-optimization","display_name":"Interprocedural optimization","score":0.7357447147369385},{"id":"https://openalex.org/keywords/optimizing-compiler","display_name":"Optimizing compiler","score":0.7011808156967163},{"id":"https://openalex.org/keywords/loop-optimization","display_name":"Loop optimization","score":0.589868426322937},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5439181327819824},{"id":"https://openalex.org/keywords/spec#","display_name":"Spec#","score":0.5184963941574097},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.51847904920578},{"id":"https://openalex.org/keywords/program-optimization","display_name":"Program optimization","score":0.48308566212654114},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.47895604372024536},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.47405049204826355},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4601297080516815},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.432546466588974},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.25272268056869507},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.10089641809463501}],"concepts":[{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.9166274070739746},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8260660171508789},{"id":"https://openalex.org/C170723468","wikidata":"https://www.wikidata.org/wiki/Q182933","display_name":"x86","level":3,"score":0.7845091819763184},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7518739700317383},{"id":"https://openalex.org/C111564260","wikidata":"https://www.wikidata.org/wiki/Q4288856","display_name":"Interprocedural optimization","level":5,"score":0.7357447147369385},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.7011808156967163},{"id":"https://openalex.org/C29331672","wikidata":"https://www.wikidata.org/wiki/Q3354468","display_name":"Loop optimization","level":4,"score":0.589868426322937},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5439181327819824},{"id":"https://openalex.org/C2778565505","wikidata":"https://www.wikidata.org/wiki/Q2207566","display_name":"Spec#","level":2,"score":0.5184963941574097},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.51847904920578},{"id":"https://openalex.org/C139571649","wikidata":"https://www.wikidata.org/wiki/Q1156793","display_name":"Program optimization","level":3,"score":0.48308566212654114},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.47895604372024536},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47405049204826355},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4601297080516815},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.432546466588974},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.25272268056869507},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.10089641809463501},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icacci.2016.7732109","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icacci.2016.7732109","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6200000047683716,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W73937323","https://openalex.org/W221077981","https://openalex.org/W247906912","https://openalex.org/W1987798260","https://openalex.org/W2005985523","https://openalex.org/W2137839829","https://openalex.org/W2168519934","https://openalex.org/W2170753802","https://openalex.org/W4231368563","https://openalex.org/W6609493222"],"related_works":["https://openalex.org/W2083681681","https://openalex.org/W1488300410","https://openalex.org/W2001356339","https://openalex.org/W1597127505","https://openalex.org/W1877657449","https://openalex.org/W2577630842","https://openalex.org/W3169195854","https://openalex.org/W2013570895","https://openalex.org/W4220800565","https://openalex.org/W2548034914"],"abstract_inverted_index":{"Deciding":[0],"the":[1,8,23,41,51,55,67,75,93,109,116],"nearly":[2],"optimal":[3],"optimization":[4,52,61,111],"options":[5],"and":[6,37,57,65,88,91,114],"selecting":[7],"right":[9],"values":[10],"for":[11,107],"compiler":[12,56,110,137],"parameter":[13,117],"set":[14],"is":[15,129],"a":[16,130],"combinatorial":[17],"problem.":[18],"In":[19,71],"order":[20,72],"to":[21,73],"obtain":[22],"maximal":[24],"performance,":[25],"sophisticated":[26],"tuning":[27,36,101,118],"strategies":[28],"were":[29],"employed":[30,97],"by":[31],"many":[32,48],"researchers.":[33],"Impact":[34],"of":[35,40,54,77,133],"thereby":[38],"quality":[39],"Compiler":[42],"generated":[43],"code":[44],"often":[45],"depend":[46],"on":[47,86,103,136],"factors":[49],"like":[50],"infrastructure":[53],"its":[58],"maturity":[59],"level,":[60],"objective,":[62],"application":[63],"source":[64],"also":[66,115],"target":[68],"processor":[69,78,134],"architecture.":[70],"understand":[74],"impact":[76,132],"architecture,":[79],"we":[80],"have":[81,96],"conducted":[82],"an":[83],"empirical":[84],"study":[85],"X86":[87],"ARM":[89],"platforms":[90],"compared":[92],"results.":[94],"We":[95],"Genetic":[98],"Algorithm":[99],"based":[100],"techniques":[102],"SPEC":[104],"benchmark":[105],"programs":[106],"both":[108],"option":[112],"selection":[113],"problems":[119],"independently":[120],"as":[121,123],"well":[122],"together.":[124],"Results":[125],"demonstrate":[126],"that":[127],"there":[128],"significant":[131],"architecture":[135],"tuning.":[138]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2026-08-05T07:39:15.569665","created_date":"2025-10-10T00:00:00"}