{"id":"https://openalex.org/W1653559103","doi":"https://doi.org/10.1109/icacci.2015.7275854","title":"VLSI implementation of bit serial architecture based multiplier in floating point arithmetic","display_name":"VLSI implementation of bit serial architecture based multiplier in floating point arithmetic","publication_year":2015,"publication_date":"2015-08-01","ids":{"openalex":"https://openalex.org/W1653559103","doi":"https://doi.org/10.1109/icacci.2015.7275854","mag":"1653559103"},"language":"en","primary_location":{"id":"doi:10.1109/icacci.2015.7275854","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icacci.2015.7275854","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069830177","display_name":"Jitesh R. Shinde","orcid":"https://orcid.org/0000-0003-3838-1921"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Jitesh R Shinde","raw_affiliation_strings":["Research Scholar & IEEE member, Nagpur, India","Nagpur, India"],"affiliations":[{"raw_affiliation_string":"Research Scholar & IEEE member, Nagpur, India","institution_ids":[]},{"raw_affiliation_string":"Nagpur, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058303356","display_name":"Suresh Salankar","orcid":"https://orcid.org/0000-0003-2000-1265"},"institutions":[{"id":"https://openalex.org/I4210146358","display_name":"Raisoni Group of Institutions","ror":"https://ror.org/03dp11s58","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210146358"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Suresh S Salankar","raw_affiliation_strings":["Electronics & Communication Department, G. H. Raisoni College of Engineering, Nagpur, India","Electronics & Communication Department, G.H.Raisoni College of Engineering, Nagpur, India"],"affiliations":[{"raw_affiliation_string":"Electronics & Communication Department, G. H. Raisoni College of Engineering, Nagpur, India","institution_ids":["https://openalex.org/I4210146358"]},{"raw_affiliation_string":"Electronics & Communication Department, G.H.Raisoni College of Engineering, Nagpur, India","institution_ids":["https://openalex.org/I4210146358"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5069830177"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.177,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.52891073,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1672","last_page":"1677"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.991599977016449,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.8268083333969116},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.8009427189826965},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.670172929763794},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5539535284042358},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.5467638969421387},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.48546698689460754},{"id":"https://openalex.org/keywords/16-bit","display_name":"16-bit","score":0.4177986979484558},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3364913761615753},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.325833261013031},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.30775851011276245},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19963645935058594}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.8268083333969116},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.8009427189826965},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.670172929763794},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5539535284042358},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.5467638969421387},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.48546698689460754},{"id":"https://openalex.org/C33652231","wikidata":"https://www.wikidata.org/wiki/Q194368","display_name":"16-bit","level":2,"score":0.4177986979484558},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3364913761615753},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.325833261013031},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30775851011276245},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19963645935058594},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icacci.2015.7275854","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icacci.2015.7275854","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8299999833106995,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W605824955","https://openalex.org/W1561422475","https://openalex.org/W2132543517","https://openalex.org/W2142248866","https://openalex.org/W2154786720","https://openalex.org/W2181586978","https://openalex.org/W2187169884","https://openalex.org/W2322422589","https://openalex.org/W2325767332","https://openalex.org/W2335442628","https://openalex.org/W2338041314","https://openalex.org/W2906014328","https://openalex.org/W4255633808","https://openalex.org/W4285719527","https://openalex.org/W6633515136","https://openalex.org/W6681348890","https://openalex.org/W6682629228","https://openalex.org/W6703226808"],"related_works":["https://openalex.org/W1967938402","https://openalex.org/W2134640991","https://openalex.org/W2386041993","https://openalex.org/W3027318491","https://openalex.org/W1608572506","https://openalex.org/W101478184","https://openalex.org/W2131244819","https://openalex.org/W2044760845","https://openalex.org/W2527253132","https://openalex.org/W2919222796"],"abstract_inverted_index":{"VLSI":[0,56,89,139],"implementation":[1,57,77],"of":[2,15,30,45,55,58,76,78,105],"Neural":[3],"network":[4],"processing":[5,9],"or":[6],"digital":[7],"signal":[8],"based":[10,62,97,128],"applications":[11,25],"comprises":[12],"large":[13],"number":[14],"multiplication":[16],"operations.":[17],"A":[18],"key":[19],"design":[20,99],"issue,":[21],"therefore":[22],"in":[23,50,66,103],"such":[24],"depends":[26],"on":[27,82,87],"efficient":[28],"realization":[29],"multiplier":[31,63,81,98,113,129],"block":[32],"which":[33],"involves":[34],"trade-off":[35,102],"between":[36],"precision,":[37],"dynamic":[38],"range,":[39],"area,":[40,106],"speed":[41],"and":[42,109,114],"power":[43,108],"consumption":[44],"the":[46],"circuit.":[47],"The":[48],"study":[49],"this":[51],"paper":[52],"investigates":[53],"performance":[54],"bit":[59,80,94,125],"serial":[60,95,126],"architecture":[61,96,127],"(Type":[64,130],"III)":[65,131],"floating":[67],"point":[68],"arithmetic":[69],"(IEEE":[70],"754":[71],"Single":[72],"Precision":[73],"format).":[74],"Results":[75],"32x32":[79],"FPGA":[83],"as":[84,86],"well":[85],"Backend":[88],"Design":[90],"tool":[91],"indicate":[92],"that":[93],"provides":[100],"good":[101,135],"terms":[104],"speed,":[107],"precision":[110],"over":[111],"array":[112],"other":[115,123],"multipliers":[116],"approach":[117,132],"proposed":[118],"since":[119],"last":[120],"decade.":[121],"In":[122],"words,":[124],"may":[133],"provide":[134],"multi-objective":[136],"solution":[137],"for":[138],"circuits.":[140]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}