{"id":"https://openalex.org/W1632477543","doi":"https://doi.org/10.1109/icacci.2015.7275765","title":"Design and implementation of sample and hold circuit in 180nm CMOS technology","display_name":"Design and implementation of sample and hold circuit in 180nm CMOS technology","publication_year":2015,"publication_date":"2015-08-01","ids":{"openalex":"https://openalex.org/W1632477543","doi":"https://doi.org/10.1109/icacci.2015.7275765","mag":"1632477543"},"language":"en","primary_location":{"id":"doi:10.1109/icacci.2015.7275765","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icacci.2015.7275765","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5098282924","display_name":"Prakruthi T.G","orcid":null},"institutions":[{"id":"https://openalex.org/I4210145666","display_name":"Embedded Systems (United States)","ror":"https://ror.org/04742eh45","country_code":"US","type":"company","lineage":["https://openalex.org/I4210145666"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Prakruthi T.G","raw_affiliation_strings":["VLSI Design and Embedded system department, UTL Technologies Limited, Bengaluru","VLSI Design and Embedded system department, VTU Extension Centre, UTL Technologies Limited, Bengaluru, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design and Embedded system department, UTL Technologies Limited, Bengaluru","institution_ids":["https://openalex.org/I4210145666"]},{"raw_affiliation_string":"VLSI Design and Embedded system department, VTU Extension Centre, UTL Technologies Limited, Bengaluru, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076480907","display_name":"Siva Yellampalli","orcid":"https://orcid.org/0000-0001-6774-1514"},"institutions":[{"id":"https://openalex.org/I4210145666","display_name":"Embedded Systems (United States)","ror":"https://ror.org/04742eh45","country_code":"US","type":"company","lineage":["https://openalex.org/I4210145666"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Siva Yellampalli","raw_affiliation_strings":["VLSI Design and Embedded system department, UTL Technologies Limited, Bengaluru","VLSI Design and Embedded system department, VTU Extension Centre, UTL Technologies Limited, Bengaluru, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design and Embedded system department, UTL Technologies Limited, Bengaluru","institution_ids":["https://openalex.org/I4210145666"]},{"raw_affiliation_string":"VLSI Design and Embedded system department, VTU Extension Centre, UTL Technologies Limited, Bengaluru, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5457,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.66967069,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1148","last_page":"1151"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7091513276100159},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.6758866310119629},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.5947316884994507},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5820704698562622},{"id":"https://openalex.org/keywords/voltage-droop","display_name":"Voltage droop","score":0.581156849861145},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5529374480247498},{"id":"https://openalex.org/keywords/sample-and-hold","display_name":"Sample and hold","score":0.5420878529548645},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.48789024353027344},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.435427188873291},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.4188041687011719},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.41800886392593384},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3881239593029022},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3726494610309601},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.300764262676239},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.26236486434936523},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.23924535512924194},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20764368772506714},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11765703558921814},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09774795174598694}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7091513276100159},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.6758866310119629},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.5947316884994507},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5820704698562622},{"id":"https://openalex.org/C40760162","wikidata":"https://www.wikidata.org/wiki/Q10920295","display_name":"Voltage droop","level":4,"score":0.581156849861145},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5529374480247498},{"id":"https://openalex.org/C206565188","wikidata":"https://www.wikidata.org/wiki/Q836482","display_name":"Sample and hold","level":3,"score":0.5420878529548645},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.48789024353027344},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.435427188873291},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.4188041687011719},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.41800886392593384},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3881239593029022},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3726494610309601},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.300764262676239},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.26236486434936523},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.23924535512924194},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20764368772506714},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11765703558921814},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09774795174598694},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C49324399","wikidata":"https://www.wikidata.org/wiki/Q466758","display_name":"Voltage divider","level":3,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icacci.2015.7275765","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icacci.2015.7275765","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8700000047683716,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1961300835","https://openalex.org/W1973924986","https://openalex.org/W1985314501"],"related_works":["https://openalex.org/W2946309747","https://openalex.org/W2369998856","https://openalex.org/W1969806930","https://openalex.org/W2002107209","https://openalex.org/W1967032492","https://openalex.org/W2094813099","https://openalex.org/W1491558030","https://openalex.org/W1976414612","https://openalex.org/W2918743223","https://openalex.org/W2132221164"],"abstract_inverted_index":{"This":[0,102],"project":[1],"presents":[2,104],"the":[3,54,58,72,87],"implementation":[4],"of":[5,91,153],"error":[6,98],"reduction":[7],"techniques":[8],"in":[9,53,131],"sample":[10],"and":[11,35,62,93,113,140],"hold":[12,28],"circuit(S/H).S/H":[13],"suffers":[14,77],"from":[15,78],"multiple":[16],"errors":[17,30,44,112],"such":[18],"as":[19],"droop,":[20],"acquisition":[21,121],"error,":[22],"aperture":[23],"jitter,":[24],"etc.":[25],"Mainly":[26],"two":[27],"mode":[29],"that":[31,80],"is":[32,81,145,149],"charge":[33,83],"injection":[34],"clock":[36,95],"feedthrough.":[37],"We":[38],"are":[39,129],"trying":[40],"to":[41,69,86,109,151],"mitigate":[42],"these":[43,111],"by":[45],"using":[46],"different":[47,106],"design":[48,148],"techniques.":[49],"When":[50],"a":[51],"switch":[52],"S/H":[55,107],"turns":[56,66],"on,":[57],"capacitor":[59],"starts":[60],"charging":[61],"discharges":[63],"when":[64],"it":[65],"off.":[67],"Due":[68,85],"this":[70],"action":[71],"sampled":[73],"output":[74],"signal":[75],"may":[76,99],"attenuation":[79],"called":[82],"injection.":[84],"some":[88],"overlap":[89],"capacitance":[90],"gate":[92],"drain":[94],"feed":[96],"through":[97],"also":[100,114],"occur.":[101],"paper":[103],"designing":[105],"architectures":[108,128],"reduce":[110],"gives":[115],"high":[116],"gain,":[117],"more":[118],"stable,":[119],"increased":[120],"range,":[122],"low":[123],"power":[124],"consumption.":[125],"The":[126,147],"proposed":[127],"designed":[130],"180nm":[132],"CMOS":[133],"Technology":[134],"with":[135],"input":[136],"sinusoidal":[137],"frequency":[138],"10MHz":[139],"1V":[141],"P-P.":[142],"Sampling":[143],"rate":[144],"500MHz.":[146],"target":[150],"gain":[152],"65dB.":[154]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}