{"id":"https://openalex.org/W1633558951","doi":"https://doi.org/10.1109/icacci.2015.7275665","title":"An efficient approach for design and testing of FPGA programming using Lab VIEW","display_name":"An efficient approach for design and testing of FPGA programming using Lab VIEW","publication_year":2015,"publication_date":"2015-08-01","ids":{"openalex":"https://openalex.org/W1633558951","doi":"https://doi.org/10.1109/icacci.2015.7275665","mag":"1633558951"},"language":"en","primary_location":{"id":"doi:10.1109/icacci.2015.7275665","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icacci.2015.7275665","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051118545","display_name":"B. Naresh Kumar Reddy","orcid":"https://orcid.org/0000-0001-8434-3673"},"institutions":[{"id":"https://openalex.org/I875944469","display_name":"Koneru Lakshmaiah Education Foundation","ror":"https://ror.org/02k949197","country_code":"IN","type":"education","lineage":["https://openalex.org/I875944469"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"B. Naresh Kumar Reddy","raw_affiliation_strings":["Dept. of Electronics and Computer Engineering, K.L. University, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electronics and Computer Engineering, K.L. University, India","institution_ids":["https://openalex.org/I875944469"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020323378","display_name":"N. Suresh","orcid":"https://orcid.org/0000-0001-7979-3733"},"institutions":[{"id":"https://openalex.org/I4210121746","display_name":"Ministry of Electronics and Information Technology","ror":"https://ror.org/02z31cn83","country_code":"IN","type":"government","lineage":["https://openalex.org/I4210121746"]},{"id":"https://openalex.org/I875944469","display_name":"Koneru Lakshmaiah Education Foundation","ror":"https://ror.org/02k949197","country_code":"IN","type":"education","lineage":["https://openalex.org/I875944469"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"N. Suresh","raw_affiliation_strings":["Dept. of Electronics and Communication Engineering, K.L. University, India","[Department of Electronics and Communication Engineering, K L University, India]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electronics and Communication Engineering, K.L. University, India","institution_ids":["https://openalex.org/I4210121746"]},{"raw_affiliation_string":"[Department of Electronics and Communication Engineering, K L University, India]","institution_ids":["https://openalex.org/I875944469"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043414948","display_name":"Janjhyam Venkata Naga Ramesh","orcid":"https://orcid.org/0000-0002-2084-8864"},"institutions":[{"id":"https://openalex.org/I875944469","display_name":"Koneru Lakshmaiah Education Foundation","ror":"https://ror.org/02k949197","country_code":"IN","type":"education","lineage":["https://openalex.org/I875944469"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"J.V.N. Ramesh","raw_affiliation_strings":["Dept. of Electronics and Computer Engineering, K.L. University, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electronics and Computer Engineering, K.L. University, India","institution_ids":["https://openalex.org/I875944469"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026033240","display_name":"T. Pavithra","orcid":null},"institutions":[{"id":"https://openalex.org/I875944469","display_name":"Koneru Lakshmaiah Education Foundation","ror":"https://ror.org/02k949197","country_code":"IN","type":"education","lineage":["https://openalex.org/I875944469"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"T. Pavithra","raw_affiliation_strings":["Dept. of Electronics and Computer Engineering, K.L. University, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electronics and Computer Engineering, K.L. University, India","institution_ids":["https://openalex.org/I875944469"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036957182","display_name":"Y. Krupa Bahulya","orcid":null},"institutions":[{"id":"https://openalex.org/I875944469","display_name":"Koneru Lakshmaiah Education Foundation","ror":"https://ror.org/02k949197","country_code":"IN","type":"education","lineage":["https://openalex.org/I875944469"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Y. Krupa Bahulya","raw_affiliation_strings":["Dept. of Electronics and Computer Engineering, K.L. University, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electronics and Computer Engineering, K.L. University, India","institution_ids":["https://openalex.org/I875944469"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066835728","display_name":"Pranose J. Edavoor","orcid":"https://orcid.org/0000-0002-2133-7126"},"institutions":[{"id":"https://openalex.org/I4210109276","display_name":"National Institute of Technology Goa","ror":"https://ror.org/01vmfpj79","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210109276"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Pranose J Edavoor","raw_affiliation_strings":["Dept. of Electronics and Communication Engineering, NIT Goa, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electronics and Communication Engineering, NIT Goa, India","institution_ids":["https://openalex.org/I4210109276"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016559845","display_name":"S. Janaki Ram","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Janaki Ram","raw_affiliation_strings":["Dept. of Electronics and Communication Engineering, LBRCE, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electronics and Communication Engineering, LBRCE, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8164,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.66549433,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"543","last_page":"548"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.708463191986084},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7072513103485107},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39965102076530457},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3880422115325928},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.37559086084365845}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.708463191986084},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7072513103485107},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39965102076530457},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3880422115325928},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.37559086084365845}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icacci.2015.7275665","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icacci.2015.7275665","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5799999833106995}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W367406073","https://openalex.org/W1982685694","https://openalex.org/W2017524030","https://openalex.org/W2048416383","https://openalex.org/W2054766437","https://openalex.org/W2110018574","https://openalex.org/W2123307386","https://openalex.org/W2154945099","https://openalex.org/W2538608991"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2111241003","https://openalex.org/W2390279801","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"Programming":[0],"of":[1,12,24,51,67,74,99,103],"Field":[2],"Programmable":[3],"Gate":[4],"Arrays":[5],"(FPGAs)":[6],"have":[7,20],"long":[8],"been":[9],"the":[10,22,49,72,86,97,104],"domain":[11],"engineers":[13],"with":[14,96],"VHDL":[15,58,95],"or":[16,38,59],"Verilog":[17,60,94],"expertise.":[18],"FPGA's":[19],"caught":[21],"attention":[23],"algorithm":[25],"developers":[26],"and":[27,78,101],"communication":[28],"researchers,":[29],"who":[30],"want":[31],"to":[32,35,70],"use":[33],"FPGAs":[34],"instantiate":[36],"systems":[37],"implement":[39],"DSP":[40],"algorithms.":[41,82],"These":[42],"efforts":[43],"however,":[44],"are":[45],"often":[46],"stilled":[47],"by":[48],"complexities":[50],"programming":[52,55],"FPGAs.":[53],"RTL":[54],"in":[56],"either":[57],"is":[61],"generally":[62],"not":[63],"a":[64],"high":[65],"level":[66],"abstraction":[68],"needed":[69],"represent":[71],"world":[73],"signal":[75,80],"How":[76],"graphs":[77],"complex":[79],"processing":[81],"This":[83],"paper":[84],"describes":[85],"FPGA":[87,106],"Programs":[88],"using":[89],"Graphical":[90],"Language":[91],"rather":[92],"than":[93],"help":[98],"LabVIEW":[100,105],"features":[102],"environment.":[107]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}