{"id":"https://openalex.org/W1670902653","doi":"https://doi.org/10.1109/icacci.2015.7275662","title":"VLSI architecture of exponential block for non-linear SVM classification","display_name":"VLSI architecture of exponential block for non-linear SVM classification","publication_year":2015,"publication_date":"2015-08-01","ids":{"openalex":"https://openalex.org/W1670902653","doi":"https://doi.org/10.1109/icacci.2015.7275662","mag":"1670902653"},"language":"en","primary_location":{"id":"doi:10.1109/icacci.2015.7275662","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icacci.2015.7275662","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059413248","display_name":"Shradha Gupta","orcid":"https://orcid.org/0000-0002-2856-0937"},"institutions":[{"id":"https://openalex.org/I102117144","display_name":"Banasthali University","ror":"https://ror.org/05ycegt40","country_code":"IN","type":"education","lineage":["https://openalex.org/I102117144"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Shradha Gupta","raw_affiliation_strings":["AIM & ACT, Banasthali Vidhyapeeth, Tonk, Rajasthan, India"],"affiliations":[{"raw_affiliation_string":"AIM & ACT, Banasthali Vidhyapeeth, Tonk, Rajasthan, India","institution_ids":["https://openalex.org/I102117144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011982184","display_name":"Sumeet Saurav","orcid":"https://orcid.org/0000-0002-4375-4107"},"institutions":[{"id":"https://openalex.org/I41763900","display_name":"Central Electronics Engineering Research Institute","ror":"https://ror.org/01hh45364","country_code":"IN","type":"facility","lineage":["https://openalex.org/I2799351866","https://openalex.org/I41763900","https://openalex.org/I4210134808","https://openalex.org/I66760702"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sumeet Saurav","raw_affiliation_strings":["IC Design Group CSIR, Central Electronics Engineering Research Institute, Pilani, Rajasthan, India","IC Design Group, CSIR-Central Electronics Engineering Research Institute, Pilani, Rajasthan, India"],"affiliations":[{"raw_affiliation_string":"IC Design Group CSIR, Central Electronics Engineering Research Institute, Pilani, Rajasthan, India","institution_ids":["https://openalex.org/I41763900"]},{"raw_affiliation_string":"IC Design Group, CSIR-Central Electronics Engineering Research Institute, Pilani, Rajasthan, India","institution_ids":["https://openalex.org/I41763900"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022334979","display_name":"Sanjay Singh","orcid":"https://orcid.org/0000-0002-2249-799X"},"institutions":[{"id":"https://openalex.org/I41763900","display_name":"Central Electronics Engineering Research Institute","ror":"https://ror.org/01hh45364","country_code":"IN","type":"facility","lineage":["https://openalex.org/I2799351866","https://openalex.org/I41763900","https://openalex.org/I4210134808","https://openalex.org/I66760702"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sanjay Singh","raw_affiliation_strings":["IC Design Group CSIR, Central Electronics Engineering Research Institute, Pilani, Rajasthan, India","IC Design Group, CSIR-Central Electronics Engineering Research Institute, Pilani, Rajasthan, India"],"affiliations":[{"raw_affiliation_string":"IC Design Group CSIR, Central Electronics Engineering Research Institute, Pilani, Rajasthan, India","institution_ids":["https://openalex.org/I41763900"]},{"raw_affiliation_string":"IC Design Group, CSIR-Central Electronics Engineering Research Institute, Pilani, Rajasthan, India","institution_ids":["https://openalex.org/I41763900"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101588879","display_name":"Anil Saini","orcid":"https://orcid.org/0000-0003-3238-4881"},"institutions":[{"id":"https://openalex.org/I41763900","display_name":"Central Electronics Engineering Research Institute","ror":"https://ror.org/01hh45364","country_code":"IN","type":"facility","lineage":["https://openalex.org/I2799351866","https://openalex.org/I41763900","https://openalex.org/I4210134808","https://openalex.org/I66760702"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anil K Saini","raw_affiliation_strings":["IC Design Group CSIR, Central Electronics Engineering Research Institute, Pilani, Rajasthan, India","IC Design Group, CSIR-Central Electronics Engineering Research Institute, Pilani, Rajasthan, India"],"affiliations":[{"raw_affiliation_string":"IC Design Group CSIR, Central Electronics Engineering Research Institute, Pilani, Rajasthan, India","institution_ids":["https://openalex.org/I41763900"]},{"raw_affiliation_string":"IC Design Group, CSIR-Central Electronics Engineering Research Institute, Pilani, Rajasthan, India","institution_ids":["https://openalex.org/I41763900"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101593160","display_name":"Ravi Saini","orcid":"https://orcid.org/0000-0003-0288-341X"},"institutions":[{"id":"https://openalex.org/I41763900","display_name":"Central Electronics Engineering Research Institute","ror":"https://ror.org/01hh45364","country_code":"IN","type":"facility","lineage":["https://openalex.org/I2799351866","https://openalex.org/I41763900","https://openalex.org/I4210134808","https://openalex.org/I66760702"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ravi Saini","raw_affiliation_strings":["IC Design Group CSIR, Central Electronics Engineering Research Institute, Pilani, Rajasthan, India","IC Design Group, CSIR-Central Electronics Engineering Research Institute, Pilani, Rajasthan, India"],"affiliations":[{"raw_affiliation_string":"IC Design Group CSIR, Central Electronics Engineering Research Institute, Pilani, Rajasthan, India","institution_ids":["https://openalex.org/I41763900"]},{"raw_affiliation_string":"IC Design Group, CSIR-Central Electronics Engineering Research Institute, Pilani, Rajasthan, India","institution_ids":["https://openalex.org/I41763900"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5059413248"],"corresponding_institution_ids":["https://openalex.org/I102117144"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.03637802,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"3","issue":null,"first_page":"528","last_page":"532"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9915000200271606,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9900000095367432,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cordic","display_name":"CORDIC","score":0.8349997997283936},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7565621137619019},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7263291478157043},{"id":"https://openalex.org/keywords/support-vector-machine","display_name":"Support vector machine","score":0.5678673386573792},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.501650333404541},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4945974051952362},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.49212831258773804},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.48679015040397644},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4603748917579651},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.4435361623764038},{"id":"https://openalex.org/keywords/exponential-function","display_name":"Exponential function","score":0.4405498802661896},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.4339381456375122},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38277846574783325},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.323976993560791},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3219463527202606},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3216530680656433},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.25150763988494873},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.24910351634025574},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.1325523853302002},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10109016299247742}],"concepts":[{"id":"https://openalex.org/C58870171","wikidata":"https://www.wikidata.org/wiki/Q116076","display_name":"CORDIC","level":3,"score":0.8349997997283936},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7565621137619019},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7263291478157043},{"id":"https://openalex.org/C12267149","wikidata":"https://www.wikidata.org/wiki/Q282453","display_name":"Support vector machine","level":2,"score":0.5678673386573792},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.501650333404541},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4945974051952362},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.49212831258773804},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.48679015040397644},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4603748917579651},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.4435361623764038},{"id":"https://openalex.org/C151376022","wikidata":"https://www.wikidata.org/wiki/Q168698","display_name":"Exponential function","level":2,"score":0.4405498802661896},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.4339381456375122},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38277846574783325},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.323976993560791},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3219463527202606},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3216530680656433},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.25150763988494873},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.24910351634025574},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.1325523853302002},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10109016299247742},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icacci.2015.7275662","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icacci.2015.7275662","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320335278","display_name":"Central Electronics Engineering Research Institute","ror":"https://ror.org/01hh45364"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1587217691","https://openalex.org/W1986396242","https://openalex.org/W2059034297","https://openalex.org/W2109959998","https://openalex.org/W2136045037","https://openalex.org/W2144398730","https://openalex.org/W2165204981","https://openalex.org/W2184373401","https://openalex.org/W2340437339","https://openalex.org/W2521326437","https://openalex.org/W2578777958","https://openalex.org/W6635218997","https://openalex.org/W6646754854"],"related_works":["https://openalex.org/W2375598816","https://openalex.org/W2379157082","https://openalex.org/W907492214","https://openalex.org/W2114212402","https://openalex.org/W1609220141","https://openalex.org/W4226180019","https://openalex.org/W3207407077","https://openalex.org/W4362583342","https://openalex.org/W2790113131","https://openalex.org/W3151950886"],"abstract_inverted_index":{"In":[0],"this":[1],"work,":[2],"we":[3],"present":[4],"a":[5,60,79],"dedicated":[6],"hardware":[7,40],"implementation":[8,41],"of":[9,24,42,71,83,90,96],"exponential":[10],"function":[11],"computation":[12],"unit":[13],"using":[14],"CORDIC":[15],"(Coordinate":[16],"Rotation":[17],"Digital":[18],"Computer)":[19],"algorithm":[20],"for":[21],"extended":[22],"range":[23],"input":[25],"arguments.":[26],"Hardware":[27],"architecture":[28,56,93,105],"design":[29,75],"is":[30,57,76,106],"done":[31],"keeping":[32],"in":[33,38,94],"view":[34],"its":[35],"possible":[36],"integration":[37],"the":[39,43,68,103],"Radial":[44],"Basis":[45],"Function":[46],"(RBF)":[47],"based":[48],"Support":[49],"Vector":[50],"Machine":[51],"(SVM)":[52],"classifier.":[53],"The":[54,73],"designed":[55],"prototyped":[58],"on":[59],"field":[61],"programmable":[62],"gate":[63],"array":[64],"(FPGA)":[65],"to":[66],"meet":[67],"specific":[69],"requirement":[70],"performance.":[72],"proposed":[74,92,104],"operating":[77],"at":[78],"maximum":[80],"clock":[81],"frequency":[82],"249":[84],"MHz.":[85],"This":[86],"shows":[87],"good":[88],"performance":[89],"our":[91],"terms":[95],"speed.":[97],"Synthesis":[98],"result":[99],"also":[100],"reveals":[101],"that":[102],"resource":[107],"efficient.":[108]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}