{"id":"https://openalex.org/W1628937093","doi":"https://doi.org/10.1109/icacci.2015.7275655","title":"Gating techniques for 6T SRAM cell using different modes of FinFET","display_name":"Gating techniques for 6T SRAM cell using different modes of FinFET","publication_year":2015,"publication_date":"2015-08-01","ids":{"openalex":"https://openalex.org/W1628937093","doi":"https://doi.org/10.1109/icacci.2015.7275655","mag":"1628937093"},"language":"en","primary_location":{"id":"doi:10.1109/icacci.2015.7275655","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icacci.2015.7275655","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050475209","display_name":"Deeksha Anandani","orcid":null},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Deeksha Anandani","raw_affiliation_strings":["School of Electronics Engineering, VIT University Chennai, Chennai, India","School of Electronics engineering VIT University, Chennai, India"],"affiliations":[{"raw_affiliation_string":"School of Electronics Engineering, VIT University Chennai, Chennai, India","institution_ids":["https://openalex.org/I876193797"]},{"raw_affiliation_string":"School of Electronics engineering VIT University, Chennai, India","institution_ids":["https://openalex.org/I876193797"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074559337","display_name":"Anurag Kumar","orcid":"https://orcid.org/0000-0002-2804-8896"},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anurag Kumar","raw_affiliation_strings":["School of Electronics Engineering, VIT University Chennai, Chennai, India","School of Electronics engineering VIT University, Chennai, India"],"affiliations":[{"raw_affiliation_string":"School of Electronics Engineering, VIT University Chennai, Chennai, India","institution_ids":["https://openalex.org/I876193797"]},{"raw_affiliation_string":"School of Electronics engineering VIT University, Chennai, India","institution_ids":["https://openalex.org/I876193797"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030426808","display_name":"V. S. Kanchana Bhaaskaran","orcid":"https://orcid.org/0000-0002-3819-1952"},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"V. S. Kanchana Bhaaskaran","raw_affiliation_strings":["School of Electronics Engineering, VIT University, Chennai, India","School of Electronics engineering VIT University, Chennai, India"],"affiliations":[{"raw_affiliation_string":"School of Electronics Engineering, VIT University, Chennai, India","institution_ids":["https://openalex.org/I876193797"]},{"raw_affiliation_string":"School of Electronics engineering VIT University, Chennai, India","institution_ids":["https://openalex.org/I876193797"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5050475209"],"corresponding_institution_ids":["https://openalex.org/I876193797"],"apc_list":null,"apc_paid":null,"fwci":0.5919,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.71224234,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"483","last_page":"487"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8140445947647095},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.7996932864189148},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.7259711027145386},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.6602367758750916},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5866192579269409},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.47417891025543213},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.46576666831970215},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.42935624718666077},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.42859700322151184},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4188721776008606},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.3391275107860565},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3188926875591278},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.288021981716156},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1705448031425476},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11252093315124512}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8140445947647095},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.7996932864189148},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.7259711027145386},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.6602367758750916},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5866192579269409},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.47417891025543213},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.46576666831970215},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.42935624718666077},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.42859700322151184},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4188721776008606},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3391275107860565},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3188926875591278},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.288021981716156},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1705448031425476},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11252093315124512},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icacci.2015.7275655","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icacci.2015.7275655","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7799999713897705,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1543643719","https://openalex.org/W1992558980","https://openalex.org/W2059941101","https://openalex.org/W2077214266","https://openalex.org/W2114346440","https://openalex.org/W2161954730","https://openalex.org/W2365249654","https://openalex.org/W6632380943","https://openalex.org/W6707292538"],"related_works":["https://openalex.org/W2259094912","https://openalex.org/W2297319780","https://openalex.org/W2178217057","https://openalex.org/W1972800815","https://openalex.org/W3092470009","https://openalex.org/W2004834197","https://openalex.org/W2404323568","https://openalex.org/W4378175625","https://openalex.org/W2548830639","https://openalex.org/W2952738319"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"the":[3,15,41,66,74,82,87,115,120,128],"design":[4],"of":[5,89,112,125],"incorporating":[6],"fine":[7],"grain":[8,11],"and":[9,18,28,50,77],"coarse":[10],"gating":[12,40,92],"techniques":[13],"for":[14,38,73,81,93],"SRAM":[16,19,43,104],"cell":[17,105],"array":[20],"respectively.":[21],"Independent":[22],"gate":[23,26,30,34,100,108],"FinFET,":[24],"tied":[25],"FinFET":[27,31,101],"independent":[29,99],"with":[32,127],"pass":[33,107],"feedback":[35,109],"are":[36,58],"employed":[37],"power":[39,91,96,113,123,129],"6T":[42,103],"cell.":[44],"The":[45,56,84,98],"leakage":[46],"power,":[47],"stability":[48],"(SNM)":[49],"delay":[51],"comparisons":[52],"have":[53],"been":[54],"made.":[55],"simulations":[57],"carried":[59],"out":[60],"using":[61,90,106],"Cadence\u00ae":[62],"Virtuoso":[63],"tools,":[64],"employing":[65],"32nm":[67,78],"Predictive":[68],"Technology":[69],"Model":[70],"(PTM)":[71],"files":[72,80],"MOS":[75],"devices":[76],"BPTM":[79],"FinFETs.":[83],"results":[85],"validate":[86],"advantage":[88],"reduced":[94],"static":[95],"dissipation.":[97],"based":[102],"incurs":[110],"2.23uW":[111],"during":[114],"hold":[116],"operation,":[117],"as":[118],"against":[119],"comparatively":[121],"negligible":[122],"dissipation":[124],"27.67pW":[126],"gating.":[130]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}