{"id":"https://openalex.org/W2090473102","doi":"https://doi.org/10.1109/icacci.2014.6968393","title":"Low power vedic multiplier using energy recovery logic","display_name":"Low power vedic multiplier using energy recovery logic","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2090473102","doi":"https://doi.org/10.1109/icacci.2014.6968393","mag":"2090473102"},"language":"en","primary_location":{"id":"doi:10.1109/icacci.2014.6968393","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icacci.2014.6968393","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053169900","display_name":"Hardik Sangani","orcid":null},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Hardik Sangani","raw_affiliation_strings":["VIT University, Vellore, Tamil Nadu, IN","Sch. of Electron. Eng., VIT Univ., Chennai, India"],"affiliations":[{"raw_affiliation_string":"VIT University, Vellore, Tamil Nadu, IN","institution_ids":[]},{"raw_affiliation_string":"Sch. of Electron. Eng., VIT Univ., Chennai, India","institution_ids":["https://openalex.org/I876193797"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028909654","display_name":"Tanay Mayankbhai Modi","orcid":null},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Tanay M. Modi","raw_affiliation_strings":["VIT University, Vellore, Tamil Nadu, IN","Sch. of Electron. Eng., VIT Univ., Chennai, India"],"affiliations":[{"raw_affiliation_string":"VIT University, Vellore, Tamil Nadu, IN","institution_ids":[]},{"raw_affiliation_string":"Sch. of Electron. Eng., VIT Univ., Chennai, India","institution_ids":["https://openalex.org/I876193797"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030426808","display_name":"V. S. Kanchana Bhaaskaran","orcid":"https://orcid.org/0000-0002-3819-1952"},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"V.S. Kanchana Bhaaskaran","raw_affiliation_strings":["VIT University, Vellore, Tamil Nadu, IN","Sch. of Electron. Eng., VIT Univ., Chennai, India"],"affiliations":[{"raw_affiliation_string":"VIT University, Vellore, Tamil Nadu, IN","institution_ids":[]},{"raw_affiliation_string":"Sch. of Electron. Eng., VIT Univ., Chennai, India","institution_ids":["https://openalex.org/I876193797"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5053169900"],"corresponding_institution_ids":["https://openalex.org/I876193797"],"apc_list":null,"apc_paid":null,"fwci":1.0467,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.80768334,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"2","issue":null,"first_page":"640","last_page":"644"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9905999898910522,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.6420055627822876},{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.6059502363204956},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5706577897071838},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5153026580810547},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5004472732543945},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.45960405468940735},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42936769127845764},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.426974356174469},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3454142212867737},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3263607621192932},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.32455581426620483},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.27580028772354126},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1881512999534607}],"concepts":[{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.6420055627822876},{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.6059502363204956},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5706577897071838},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5153026580810547},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5004472732543945},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.45960405468940735},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42936769127845764},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.426974356174469},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3454142212867737},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3263607621192932},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.32455581426620483},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.27580028772354126},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1881512999534607},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icacci.2014.6968393","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icacci.2014.6968393","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W95150621","https://openalex.org/W2057162062","https://openalex.org/W2074856534","https://openalex.org/W2088828547","https://openalex.org/W2122984966","https://openalex.org/W2145889707","https://openalex.org/W2367130106","https://openalex.org/W3103339143","https://openalex.org/W4285719527","https://openalex.org/W6708321716"],"related_works":["https://openalex.org/W2580743037","https://openalex.org/W2965791759","https://openalex.org/W2988242922","https://openalex.org/W2147530955","https://openalex.org/W2042750210","https://openalex.org/W1521268501","https://openalex.org/W2008009631","https://openalex.org/W2156660390","https://openalex.org/W1966764473","https://openalex.org/W2542337934"],"abstract_inverted_index":{"Multiplier":[0],"is":[1,19,75,144],"one":[2],"of":[3,40,69,94,112,124],"the":[4,53,57,70,84,104,108,113,125,137,147,160],"primary":[5],"hardware":[6],"blocks":[7],"in":[8,22,38,99,103,146],"modern":[9],"day":[10],"digital":[11],"signal":[12],"processing":[13,26],"(DSP)":[14],"and":[15,24,37,47,65,83,97,107,120,131],"communication":[16],"systems.":[17],"It":[18],"extensively":[20],"used":[21],"DSP":[23],"image":[25],"applications":[27],"such":[28],"as,":[29],"Fast":[30],"Fourier":[31],"Transform":[32],"(FFT),":[33],"convolution,":[34],"correlation,":[35],"filtering":[36],"ALU":[39],"microprocessors.":[41],"Therefore,":[42],"high":[43,63,118],"speed,":[44],"low":[45,85,121],"area":[46],"power":[48,86,122,158],"efficient":[49,67],"multiplier":[50,130,134],"design":[51,74,153],"remain":[52],"critical":[54],"factors":[55],"for":[56],"overall":[58],"system.":[59],"This":[60],"paper":[61],"presents":[62],"performance":[64],"energy":[66,87,109],"implementation":[68],"binary":[71],"multiplier.":[72],"The":[73,92],"based":[76,135],"on":[77,136],"ancient":[78],"Indian":[79],"Vedic":[80,105,129],"multiplication":[81],"process":[82],"recovery":[88,110],"(aka":[89],"adiabatic":[90,114],"logic).":[91],"generation":[93],"partial":[95],"sums":[96],"products":[98],"a":[100],"single":[101],"step":[102],"approach":[106],"capability":[111],"logic":[115],"together":[116],"realize":[117],"speed":[119],"operation":[123],"design.":[126,164],"A":[127],"16X16":[128],"conventional":[132],"array":[133],"Differential":[138],"Cascode":[139],"Pre-resolve":[140],"Adiabatic":[141],"Logic":[142],"(DCPAL)":[143],"proposed":[145],"paper.":[148],"Simulation":[149],"results":[150],"validate":[151],"this":[152],"incurring":[154],"87.21":[155],"percent":[156],"lesser":[157],"than":[159],"standard":[161],"CMOS":[162],"equivalent":[163]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}