{"id":"https://openalex.org/W2078215554","doi":"https://doi.org/10.1109/icacci.2014.6968350","title":"Design of power efficient SPI interface","display_name":"Design of power efficient SPI interface","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2078215554","doi":"https://doi.org/10.1109/icacci.2014.6968350","mag":"2078215554"},"language":"en","primary_location":{"id":"doi:10.1109/icacci.2014.6968350","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icacci.2014.6968350","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048444263","display_name":"Dwaraka N Oruganti","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Dwaraka N Oruganti","raw_affiliation_strings":["VLSI Design and Embedded Systems, KVG College of Engineering, Sullia, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design and Embedded Systems, KVG College of Engineering, Sullia, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076480907","display_name":"Siva Yellampalli","orcid":"https://orcid.org/0000-0001-6774-1514"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Siva S Yellampalli","raw_affiliation_strings":["VLSI Design and Embedded Systems, VTU Extension Center, UTL Technologies Ltd, Bangalore, India","VLSI Design and Embedded Systems, VTU Extension Center, UTL Technologies Ltd., Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design and Embedded Systems, VTU Extension Center, UTL Technologies Ltd, Bangalore, India","institution_ids":[]},{"raw_affiliation_string":"VLSI Design and Embedded Systems, VTU Extension Center, UTL Technologies Ltd., Bangalore, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7695,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.73176621,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"2","issue":null,"first_page":"2602","last_page":"2606"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9922000169754028,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9922000169754028,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9904000163078308,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9757999777793884,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.7653279304504395},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.6869757175445557},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6825466752052307},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5908301472663879},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.5700052976608276},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5329099297523499},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5188199877738953},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.4826643764972687},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.47170329093933105},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.4630551338195801},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.44832226634025574},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4383704960346222},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4164862632751465},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4108232259750366},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.34084829688072205},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19121012091636658},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.16667425632476807},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.16605138778686523},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.15852844715118408},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.15388351678848267},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13784894347190857},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.10944917798042297},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08605051040649414},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.08475062251091003},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.07915154099464417}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.7653279304504395},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.6869757175445557},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6825466752052307},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5908301472663879},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.5700052976608276},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5329099297523499},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5188199877738953},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.4826643764972687},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.47170329093933105},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.4630551338195801},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.44832226634025574},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4383704960346222},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4164862632751465},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4108232259750366},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.34084829688072205},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19121012091636658},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.16667425632476807},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.16605138778686523},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.15852844715118408},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.15388351678848267},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13784894347190857},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.10944917798042297},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08605051040649414},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.08475062251091003},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.07915154099464417},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icacci.2014.6968350","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icacci.2014.6968350","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8600000143051147,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2096889604","https://openalex.org/W2527599150","https://openalex.org/W7065124277"],"related_works":["https://openalex.org/W2546524276","https://openalex.org/W4226239708","https://openalex.org/W2152979262","https://openalex.org/W1968053645","https://openalex.org/W2485892467","https://openalex.org/W2938543345","https://openalex.org/W4252084893","https://openalex.org/W2153087216","https://openalex.org/W2082611011","https://openalex.org/W2052583367"],"abstract_inverted_index":{"The":[0,22,51],"paper":[1],"discusses":[2],"the":[3,11,15,37,62,73,77,80,97],"design":[4,24,39,74,98],"of":[5,64,79],"an":[6],"SPI":[7,16],"interface":[8],"based":[9],"on":[10],"specifications":[12],"mentioned":[13],"in":[14,72],"block":[17],"guide":[18],"V03.06":[19],"by":[20,42,56,83],"Motorola.":[21],"present":[23],"incorporates":[25],"additional":[26,48],"power":[27,34,49,78],"down":[28],"mode":[29,32],"-":[30],"stop":[31],"for":[33,47,88],"optimization":[35],"and":[36,90],"standard":[38],"was":[40],"modified":[41],"using":[43],"clock":[44,70],"gating":[45,71],"technique":[46],"reduction.":[50],"shift":[52,81],"registers":[53,59],"are":[54],"replaced":[55],"double":[57],"buffer":[58],"to":[60,67,95],"prevent":[61],"loss":[63],"data":[65],"due":[66],"overflow.":[68],"Using":[69],"has":[75],"reduced":[76],"register":[82],"13%.":[84],"Verilog":[85],"is":[86,93],"used":[87,94],"coding":[89],"I-Sim":[91],"(Xilinx)":[92],"verify":[96],"performance.":[99]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}