{"id":"https://openalex.org/W2037902260","doi":"https://doi.org/10.1109/icacci.2014.6968252","title":"Decoder and pass transistor based digitally controlled linear delay element","display_name":"Decoder and pass transistor based digitally controlled linear delay element","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2037902260","doi":"https://doi.org/10.1109/icacci.2014.6968252","mag":"2037902260"},"language":"en","primary_location":{"id":"doi:10.1109/icacci.2014.6968252","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icacci.2014.6968252","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005529271","display_name":"Prachi Sharma","orcid":"https://orcid.org/0000-0002-1372-4556"},"institutions":[{"id":"https://openalex.org/I105094715","display_name":"National Institute of Technology Kurukshetra","ror":"https://ror.org/04909p852","country_code":"IN","type":"education","lineage":["https://openalex.org/I105094715"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Prachi Sharma","raw_affiliation_strings":["School of VLSI Design and Embedded Systems, National Institute of Technology Kurukshetra, Kurukshetra, India","[School of VLSI Design and Embedded Systems, National Institute of Technology, Kurukshetra, INDIA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of VLSI Design and Embedded Systems, National Institute of Technology Kurukshetra, Kurukshetra, India","institution_ids":["https://openalex.org/I105094715"]},{"raw_affiliation_string":"[School of VLSI Design and Embedded Systems, National Institute of Technology, Kurukshetra, INDIA]","institution_ids":["https://openalex.org/I105094715"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077586816","display_name":"Anil Kumar Gupta","orcid":"https://orcid.org/0000-0001-9491-7108"},"institutions":[{"id":"https://openalex.org/I105094715","display_name":"National Institute of Technology Kurukshetra","ror":"https://ror.org/04909p852","country_code":"IN","type":"education","lineage":["https://openalex.org/I105094715"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anil Gupta","raw_affiliation_strings":["School of VLSI Design and Embedded Systems, National Institute of Technology Kurukshetra, Kurukshetra, India","[School of VLSI Design and Embedded Systems, National Institute of Technology, Kurukshetra, INDIA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of VLSI Design and Embedded Systems, National Institute of Technology Kurukshetra, Kurukshetra, India","institution_ids":["https://openalex.org/I105094715"]},{"raw_affiliation_string":"[School of VLSI Design and Embedded Systems, National Institute of Technology, Kurukshetra, INDIA]","institution_ids":["https://openalex.org/I105094715"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I105094715"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.1265968,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"40","issue":null,"first_page":"613","last_page":"619"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6871844530105591},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6278654336929321},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6105389595031738},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5997713208198547},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.5991166234016418},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5869721174240112},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.5024323463439941},{"id":"https://openalex.org/keywords/cadence","display_name":"Cadence","score":0.4709293246269226},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.461570143699646},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4460396468639374},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.4448890686035156},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.3806418180465698},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.3165537118911743},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20820990204811096},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16599735617637634},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10123381018638611}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6871844530105591},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6278654336929321},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6105389595031738},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5997713208198547},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.5991166234016418},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5869721174240112},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.5024323463439941},{"id":"https://openalex.org/C2777125575","wikidata":"https://www.wikidata.org/wiki/Q14088448","display_name":"Cadence","level":2,"score":0.4709293246269226},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.461570143699646},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4460396468639374},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.4448890686035156},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3806418180465698},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.3165537118911743},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20820990204811096},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16599735617637634},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10123381018638611},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icacci.2014.6968252","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icacci.2014.6968252","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7200000286102295}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1609684743","https://openalex.org/W1620963342","https://openalex.org/W1977891801","https://openalex.org/W2002519749","https://openalex.org/W2009675739","https://openalex.org/W2062952706","https://openalex.org/W2109457497","https://openalex.org/W2123133423","https://openalex.org/W2158959564","https://openalex.org/W2169436946"],"related_works":["https://openalex.org/W2384756109","https://openalex.org/W364924225","https://openalex.org/W4386292891","https://openalex.org/W2237508561","https://openalex.org/W1993985975","https://openalex.org/W4312516786","https://openalex.org/W142020038","https://openalex.org/W2373248727","https://openalex.org/W2377749234","https://openalex.org/W1920602296"],"abstract_inverted_index":{"With":[0],"advancement":[1],"and":[2,111,125],"scaling":[3],"in":[4,27,63,84,99,142],"Integrated":[5],"circuit":[6,108,119],"design,":[7],"the":[8,24,46,88],"accuracy":[9,89],"of":[10,33,55,77,82,90,93,109,135],"clock":[11],"circuitry":[12],"plays":[13],"an":[14],"increasingly":[15],"important":[16,21,38],"role.":[17],"Timing":[18],"precision":[19],"is":[20,35,45,72,120,131,140],"to":[22],"reduce":[23],"synchronization":[25],"problem":[26],"digital":[28,78,136],"circuits.":[29,42,52],"The":[30,65,117,138],"precise":[31],"timing":[32],"pulse":[34],"also":[36],"extremely":[37],"for":[39,50,122],"designing":[40],"asynchronous":[41,51],"Delay":[43],"element":[44],"basic":[47],"building":[48],"block":[49],"Many":[53],"circuits":[54,67,86],"digitally":[56],"controlled":[57],"delay":[58,70,83,115,129],"elements":[59],"have":[60],"been":[61],"reported":[62,66,85],"literature.":[64],"provide":[68],"a":[69,73,106,128,132],"which":[71,94,130],"non":[74],"linear":[75,133],"function":[76,134],"inputs.":[79,137],"Non":[80],"linearity":[81],"affects":[87],"time":[91],"because":[92],"they":[95],"cannot":[96],"be":[97],"used":[98],"real":[100],"world":[101],"applications.":[102],"This":[103],"paper":[104],"presents":[105],"novel":[107],"decoder":[110],"pass":[112],"transistor":[113],"based":[114],"element.":[116],"proposed":[118],"designed":[121],"3":[123],"bits":[124],"it":[126],"provides":[127],"design":[139],"implemented":[141],"cadence":[143],"using":[144],"180":[145],"nm":[146],"CMOS":[147],"technology.":[148]},"counts_by_year":[{"year":2018,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}