{"id":"https://openalex.org/W2093035995","doi":"https://doi.org/10.1109/icacci.2014.6968223","title":"FPGA implementation of dynamically tunable filters","display_name":"FPGA implementation of dynamically tunable filters","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2093035995","doi":"https://doi.org/10.1109/icacci.2014.6968223","mag":"2093035995"},"language":"en","primary_location":{"id":"doi:10.1109/icacci.2014.6968223","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icacci.2014.6968223","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022160351","display_name":"E. Senthilkumar","orcid":null},"institutions":[{"id":"https://openalex.org/I119668213","display_name":"Karunya University","ror":"https://ror.org/03k23nv15","country_code":"IN","type":"education","lineage":["https://openalex.org/I119668213"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"E. Senthilkumar","raw_affiliation_strings":["Electronics and Instrumentation Engineering, Karunya Institute of Technology and Sciences, Coimbatore, Tamil Nadu, IN","Electronics and Instrumentation Engineering, Karunya University, TN, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics and Instrumentation Engineering, Karunya Institute of Technology and Sciences, Coimbatore, Tamil Nadu, IN","institution_ids":["https://openalex.org/I119668213"]},{"raw_affiliation_string":"Electronics and Instrumentation Engineering, Karunya University, TN, India","institution_ids":["https://openalex.org/I119668213"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029635330","display_name":"J. Manikandan","orcid":"https://orcid.org/0000-0001-9490-2811"},"institutions":[{"id":"https://openalex.org/I196608512","display_name":"PES University","ror":"https://ror.org/05m169e78","country_code":"IN","type":"education","lineage":["https://openalex.org/I196608512"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"J. Manikandan","raw_affiliation_strings":["Crucible of Research and Innovation (CORI), PES University, Bangalore, Karnataka, IN","Crucible of Research and Innovation (CORI), PES Institute of Technology (PESIT), 100-Feet Ring Road, BSK Stage III, Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Crucible of Research and Innovation (CORI), PES University, Bangalore, Karnataka, IN","institution_ids":[]},{"raw_affiliation_string":"Crucible of Research and Innovation (CORI), PES Institute of Technology (PESIT), 100-Feet Ring Road, BSK Stage III, Bangalore, India","institution_ids":["https://openalex.org/I196608512"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068631974","display_name":"V.K. Agrawal","orcid":"https://orcid.org/0000-0002-4563-095X"},"institutions":[{"id":"https://openalex.org/I196608512","display_name":"PES University","ror":"https://ror.org/05m169e78","country_code":"IN","type":"education","lineage":["https://openalex.org/I196608512"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"V.K. Agrawal","raw_affiliation_strings":["Crucible of Research and Innovation (CORI), PES Institute of Technology (PESIT), Bangalore, India","Crucible of Research and Innovation (CORI), PES Institute of Technology (PESIT), 100-Feet Ring Road, BSK Stage III, Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Crucible of Research and Innovation (CORI), PES Institute of Technology (PESIT), Bangalore, India","institution_ids":["https://openalex.org/I196608512"]},{"raw_affiliation_string":"Crucible of Research and Innovation (CORI), PES Institute of Technology (PESIT), 100-Feet Ring Road, BSK Stage III, Bangalore, India","institution_ids":["https://openalex.org/I196608512"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7454,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.68715316,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1852","last_page":"1857"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11233","display_name":"Advanced Adaptive Filtering Techniques","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9918000102043152,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.881140947341919},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7137409448623657},{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.7018362283706665},{"id":"https://openalex.org/keywords/digital-filter","display_name":"Digital filter","score":0.606421709060669},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5859218835830688},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5716309547424316},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.49755266308784485},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4614080488681793},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.4353097379207611},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41743916273117065},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41132423281669617},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18964433670043945},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.06692802906036377}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.881140947341919},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7137409448623657},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.7018362283706665},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.606421709060669},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5859218835830688},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5716309547424316},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.49755266308784485},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4614080488681793},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.4353097379207611},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41743916273117065},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41132423281669617},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18964433670043945},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.06692802906036377},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icacci.2014.6968223","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icacci.2014.6968223","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W53774300","https://openalex.org/W192914847","https://openalex.org/W1985188775","https://openalex.org/W2017574122","https://openalex.org/W2025277695","https://openalex.org/W2037239534","https://openalex.org/W2125918817","https://openalex.org/W2131620964","https://openalex.org/W2543442300"],"related_works":["https://openalex.org/W2352374383","https://openalex.org/W1980880153","https://openalex.org/W4210376836","https://openalex.org/W2810377961","https://openalex.org/W4210925376","https://openalex.org/W1633995705","https://openalex.org/W2596211269","https://openalex.org/W2046083070","https://openalex.org/W1505918581","https://openalex.org/W2360384790"],"abstract_inverted_index":{"Digital":[0],"Signal":[1],"Processing":[2],"techniques":[3],"are":[4,21],"extensively":[5],"used":[6],"in":[7],"a":[8],"large":[9],"number":[10],"of":[11,25,39,59,67,74,120],"applications":[12],"such":[13],"as":[14,23],"communication":[15],"and":[16,18,47,114,130],"multimedia":[17],"filtering":[19],"concepts":[20],"considered":[22],"one":[24],"the":[26,37,65,85,98,121],"basic":[27],"elements":[28],"needed":[29],"for":[30,42,126],"digital":[31,40,43],"signal":[32,44],"processing.":[33],"This":[34],"has":[35],"motivated":[36],"design":[38,107],"filters":[41,61,122],"processors":[45],"(DSPs)":[46],"Field":[48],"Programmable":[49],"Gate":[50],"Arrays":[51],"(FPGAs)":[52],"based":[53,63],"system":[54],"design.":[55],"The":[56,100,118],"cut-off":[57,86],"frequencies":[58],"these":[60],"vary":[62],"on":[64],"requirements":[66],"application.":[68],"In":[69],"this":[70],"paper,":[71],"FPGA":[72,135],"implementation":[73],"dynamically":[75,90],"tunable":[76],"Finite":[77],"Impulse":[78],"Response":[79],"(FIR)":[80],"filter":[81],"is":[82,103,124],"proposed,":[83],"wherein":[84],"frequency":[87],"can":[88],"be":[89],"changed":[91],"on-the-fly":[92],"without":[93],"any":[94],"need":[95],"to":[96,106],"program":[97],"FPGA.":[99],"proposed":[101],"work":[102],"carried":[104],"out":[105],"high":[108],"pass,":[109,111],"low":[110],"band":[112,115],"pass":[113],"stop":[116],"filters.":[117],"performance":[119],"designed":[123],"evaluated":[125],"direct":[127],"form":[128],"structure":[129,132],"optimized":[131],"using":[133],"Virtex-5":[134],"board.":[136]},"counts_by_year":[{"year":2024,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}