{"id":"https://openalex.org/W2042121042","doi":"https://doi.org/10.1109/icacci.2013.6637372","title":"Design and analysis of Mux using adiabatic techniques ECRL and PFAL","display_name":"Design and analysis of Mux using adiabatic techniques ECRL and PFAL","publication_year":2013,"publication_date":"2013-08-01","ids":{"openalex":"https://openalex.org/W2042121042","doi":"https://doi.org/10.1109/icacci.2013.6637372","mag":"2042121042"},"language":"en","primary_location":{"id":"doi:10.1109/icacci.2013.6637372","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icacci.2013.6637372","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103462737","display_name":"Arun Kumar","orcid":null},"institutions":[{"id":"https://openalex.org/I887998513","display_name":"Bharati Vidyapeeth Deemed University","ror":"https://ror.org/0052mmx10","country_code":"IN","type":"education","lineage":["https://openalex.org/I887998513"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Arun Kumar","raw_affiliation_strings":["Electronics and Communication Engineering Department, Bharati Vidyapeeth College of Engineering, New Delhi, India","Electron. & Commun. Eng. Dept, Bharati Vidyapeeth's Coll. of Eng., New Delhi, India"],"affiliations":[{"raw_affiliation_string":"Electronics and Communication Engineering Department, Bharati Vidyapeeth College of Engineering, New Delhi, India","institution_ids":["https://openalex.org/I887998513"]},{"raw_affiliation_string":"Electron. & Commun. Eng. Dept, Bharati Vidyapeeth's Coll. of Eng., New Delhi, India","institution_ids":["https://openalex.org/I887998513"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056898141","display_name":"Manoj Sharma","orcid":"https://orcid.org/0000-0002-0938-1722"},"institutions":[{"id":"https://openalex.org/I887998513","display_name":"Bharati Vidyapeeth Deemed University","ror":"https://ror.org/0052mmx10","country_code":"IN","type":"education","lineage":["https://openalex.org/I887998513"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Manoj Sharma","raw_affiliation_strings":["Electronics and Communication Engineering Department, Bharati Vidyapeeth College of Engineering, New Delhi, India","Electron. & Commun. Eng. Dept, Bharati Vidyapeeth's Coll. of Eng., New Delhi, India"],"affiliations":[{"raw_affiliation_string":"Electronics and Communication Engineering Department, Bharati Vidyapeeth College of Engineering, New Delhi, India","institution_ids":["https://openalex.org/I887998513"]},{"raw_affiliation_string":"Electron. & Commun. Eng. Dept, Bharati Vidyapeeth's Coll. of Eng., New Delhi, India","institution_ids":["https://openalex.org/I887998513"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5103462737"],"corresponding_institution_ids":["https://openalex.org/I887998513"],"apc_list":null,"apc_paid":null,"fwci":2.6009,"has_fulltext":false,"cited_by_count":27,"citation_normalized_percentile":{"value":0.90432204,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1341","last_page":"1345"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.6943566799163818},{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.6916149258613586},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6867273449897766},{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.6414535045623779},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3556673526763916},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3340601325035095},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.26264864206314087},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.244825541973114},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.23693135380744934},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.178246408700943},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09406554698944092},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08204615116119385}],"concepts":[{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.6943566799163818},{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.6916149258613586},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6867273449897766},{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.6414535045623779},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3556673526763916},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3340601325035095},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.26264864206314087},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.244825541973114},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.23693135380744934},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.178246408700943},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09406554698944092},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08204615116119385}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icacci.2013.6637372","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icacci.2013.6637372","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W24039907","https://openalex.org/W156881855","https://openalex.org/W2104503680","https://openalex.org/W4242790591"],"related_works":["https://openalex.org/W3154683910","https://openalex.org/W1846734616","https://openalex.org/W4323268213","https://openalex.org/W2101047079","https://openalex.org/W2056069885","https://openalex.org/W2071491930","https://openalex.org/W2900863455","https://openalex.org/W4239403158","https://openalex.org/W2071774495","https://openalex.org/W2542337934"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"authors":[3],"have":[4],"compared":[5,26,70],"two":[6],"prominent":[7],"adiabatic":[8],"logic":[9],"designs":[10],"ECRL":[11,73,90],"and":[12,23,41,66,80],"PFAL.":[13],"A":[14],"2\u03a91":[15],"Mux":[16],"using":[17],"these":[18],"design":[19],"techniques":[20],"are":[21,25,46,64,87],"implemented":[22],"results":[24,54],"like":[27],"minimum/maximum":[28],"voltage,":[29],"average":[30,81],"power":[31,34,82],"consumption,":[32],"total":[33],"consumption":[35],"etc.":[36],"The":[37],"Designing":[38],"of":[39,43,83],"schematic":[40],"simulation":[42],"the":[44,53,59,72,77],"circuits":[45],"done":[47],"on":[48],"tanner":[49],"tool":[50],"vl3.":[51],"From":[52],"it":[55],"is":[56],"found":[57],"that":[58],"output":[60],"levels":[61],"for":[62],"PFAL":[63,84],"better":[65],"stabilize":[67],"quickly":[68],"as":[69],"to":[71],"based":[74,85,91],"circuit":[75,86],"but":[76],"transistor":[78],"count":[79],"more":[88],"than":[89],"circuit.":[92]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":7},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}