{"id":"https://openalex.org/W2046111476","doi":"https://doi.org/10.1109/icacci.2013.6637238","title":"D-logic exploration: Rapid search of Pareto fronts during architectural synthesis of custom processors","display_name":"D-logic exploration: Rapid search of Pareto fronts during architectural synthesis of custom processors","publication_year":2013,"publication_date":"2013-08-01","ids":{"openalex":"https://openalex.org/W2046111476","doi":"https://doi.org/10.1109/icacci.2013.6637238","mag":"2046111476"},"language":"en","primary_location":{"id":"doi:10.1109/icacci.2013.6637238","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icacci.2013.6637238","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007001727","display_name":"Anirban Sengupta","orcid":"https://orcid.org/0000-0002-8215-7903"},"institutions":[{"id":"https://openalex.org/I64295750","display_name":"Indian Institute of Technology Indore","ror":"https://ror.org/01hhf7w52","country_code":"IN","type":"education","lineage":["https://openalex.org/I64295750"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Anirban Sengupta","raw_affiliation_strings":["Computer Science and Engineering, Indian Institute of Technology, Indore, Indore, India","Computer Science & Engineering, Indian Institute of Technology, Indore, Indore, India"],"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering, Indian Institute of Technology, Indore, Indore, India","institution_ids":["https://openalex.org/I64295750"]},{"raw_affiliation_string":"Computer Science & Engineering, Indian Institute of Technology, Indore, Indore, India","institution_ids":["https://openalex.org/I64295750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000068719","display_name":"Vipul Kumar Mishra","orcid":"https://orcid.org/0000-0002-3649-1388"},"institutions":[{"id":"https://openalex.org/I64295750","display_name":"Indian Institute of Technology Indore","ror":"https://ror.org/01hhf7w52","country_code":"IN","type":"education","lineage":["https://openalex.org/I64295750"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Vipul Kumar Mishra","raw_affiliation_strings":["Computer Science and Engineering, Indian Institute of Technology, Indore, Indore, India","Computer Science & Engineering, Indian Institute of Technology, Indore, Indore, India"],"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering, Indian Institute of Technology, Indore, Indore, India","institution_ids":["https://openalex.org/I64295750"]},{"raw_affiliation_string":"Computer Science & Engineering, Indian Institute of Technology, Indore, Indore, India","institution_ids":["https://openalex.org/I64295750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5007001727"],"corresponding_institution_ids":["https://openalex.org/I64295750"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1121342,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"586","last_page":"593"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6978112459182739},{"id":"https://openalex.org/keywords/pareto-principle","display_name":"Pareto principle","score":0.6398149728775024},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.637270450592041},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4885309934616089},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4488074779510498},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4411357045173645},{"id":"https://openalex.org/keywords/multi-objective-optimization","display_name":"Multi-objective optimization","score":0.42391398549079895},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.415446013212204},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.4074777662754059},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.29327717423439026},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2860739827156067},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.16854840517044067},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.16608589887619019},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.16210860013961792},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.12717324495315552}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6978112459182739},{"id":"https://openalex.org/C137635306","wikidata":"https://www.wikidata.org/wiki/Q182667","display_name":"Pareto principle","level":2,"score":0.6398149728775024},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.637270450592041},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4885309934616089},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4488074779510498},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4411357045173645},{"id":"https://openalex.org/C68781425","wikidata":"https://www.wikidata.org/wiki/Q2052203","display_name":"Multi-objective optimization","level":2,"score":0.42391398549079895},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.415446013212204},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.4074777662754059},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.29327717423439026},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2860739827156067},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.16854840517044067},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16608589887619019},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.16210860013961792},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.12717324495315552},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icacci.2013.6637238","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icacci.2013.6637238","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1964978749","https://openalex.org/W2005582489","https://openalex.org/W2051230585","https://openalex.org/W2067735763","https://openalex.org/W2102510699","https://openalex.org/W2119674509","https://openalex.org/W2131641949","https://openalex.org/W2140669431","https://openalex.org/W2152886964","https://openalex.org/W2168010321","https://openalex.org/W6651534275"],"related_works":["https://openalex.org/W4281926497","https://openalex.org/W2269990635","https://openalex.org/W2108242004","https://openalex.org/W4312985392","https://openalex.org/W4283730710","https://openalex.org/W2042762783","https://openalex.org/W4313484792","https://openalex.org/W2090178682","https://openalex.org/W4281784598","https://openalex.org/W2921149022"],"abstract_inverted_index":{"Searching":[0],"for":[1,78,155],"a":[2,22,52,103,171],"superior":[3,135],"architecture":[4],"in":[5,88,136,157,180,198],"the":[6,62,94,110,114,121,150,165],"design":[7,31,65],"space":[8,66],"of":[9,15,38,47,64,69,105,131,138,149,182,190],"data":[10],"paths":[11],"during":[12,72,98],"architectural":[13,73,158],"synthesis":[14],"application":[16],"specific":[17],"(custom)":[18],"processors":[19],"is":[20,117,128,186,201],"not":[21],"trivial":[23],"task.":[24],"This":[25,49,160],"requires":[26],"simultaneously":[27],"resolving":[28],"multiple":[29],"conflicting":[30],"objectives":[32],"as":[33,35,42],"well":[34],"efficient":[36],"management":[37],"orthogonal":[39,95],"issues":[40,96],"such":[41],"exploration":[43,67,199],"speed":[44],"and":[45,81,134,142,192,195],"quality":[46,181],"result.":[48],"paper":[50,90],"introduces":[51],"novel":[53],"methodology":[54],"using":[55],"Dominance":[56],"criterion":[57],"(D-logic)":[58],"to":[59],"efficiently":[60],"combat":[61],"problem":[63],"(DSE)":[68],"functional":[70],"resources":[71],"synthesis.":[74,159],"Novel":[75],"D-logic":[76],"models":[77],"power,":[79],"area":[80],"execution":[82,193],"time":[83,200],"parameters":[84],"have":[85],"been":[86,162],"proposed":[87,126],"this":[89],"that":[91],"deterministically":[92],"resolves":[93],"encountered":[97],"DSE,":[99],"thereby":[100],"resulting":[101],"into":[102],"set":[104],"non-dominated":[106],"Pareto":[107,115,140],"fronts.":[108],"Finally":[109],"optimal":[111,145],"point":[112],"from":[113],"fronts":[116,141],"selected":[118],"based":[119,174],"on":[120],"final":[122],"user":[123],"objective.":[124],"The":[125],"method":[127],"several":[129],"orders":[130],"magnitude":[132],"faster":[133],"terms":[137,189],"searching":[139],"indentifying":[143],"an":[144],"solution":[146],"than":[147],"most":[148],"current":[151],"stochastic":[152],"techniques":[153],"employed":[154],"DSE":[156,175],"has":[161],"confirmed":[163],"through":[164],"results":[166,183],"obtained":[167],"after":[168],"comparison":[169],"with":[170],"recent":[172],"genetic":[173],"technique":[176],"where":[177],"average":[178,196],"improvement":[179],"(QoR)":[184],"achieved":[185],">9%":[187],"(in":[188],"power":[191],"time)":[194],"reduction":[197],">90%.":[202]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}