{"id":"https://openalex.org/W1983834683","doi":"https://doi.org/10.1109/icacci.2013.6637236","title":"CPL-Adiabatic Gated logic (CPLAG) XOR gate","display_name":"CPL-Adiabatic Gated logic (CPLAG) XOR gate","publication_year":2013,"publication_date":"2013-08-01","ids":{"openalex":"https://openalex.org/W1983834683","doi":"https://doi.org/10.1109/icacci.2013.6637236","mag":"1983834683"},"language":"en","primary_location":{"id":"doi:10.1109/icacci.2013.6637236","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icacci.2013.6637236","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056898141","display_name":"Manoj Sharma","orcid":"https://orcid.org/0000-0002-0938-1722"},"institutions":[{"id":"https://openalex.org/I49702814","display_name":"Mewar University","ror":"https://ror.org/01qva9798","country_code":"IN","type":"education","lineage":["https://openalex.org/I49702814"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Manoj Sharma","raw_affiliation_strings":["Research Scholar, Mewar University, Rajasthan, India","Mewar Univ., Medinipur, India"],"affiliations":[{"raw_affiliation_string":"Research Scholar, Mewar University, Rajasthan, India","institution_ids":["https://openalex.org/I49702814"]},{"raw_affiliation_string":"Mewar Univ., Medinipur, India","institution_ids":["https://openalex.org/I49702814"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110284842","display_name":"Arti Noor","orcid":null},"institutions":[{"id":"https://openalex.org/I1331500379","display_name":"Centre for Development of Advanced Computing","ror":"https://ror.org/022abst40","country_code":"IN","type":"facility","lineage":["https://openalex.org/I1331500379","https://openalex.org/I4210121746"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Arti Noor","raw_affiliation_strings":["School of Electronics SOE, CDAC, Noida, Uttar Pradesh, India","Sch. of Electron., CDAC, Noida, India"],"affiliations":[{"raw_affiliation_string":"School of Electronics SOE, CDAC, Noida, Uttar Pradesh, India","institution_ids":["https://openalex.org/I1331500379"]},{"raw_affiliation_string":"Sch. of Electron., CDAC, Noida, India","institution_ids":["https://openalex.org/I1331500379"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5056898141"],"corresponding_institution_ids":["https://openalex.org/I49702814"],"apc_list":null,"apc_paid":null,"fwci":1.4428,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.85015473,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"5","issue":null,"first_page":"575","last_page":"579"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/xor-gate","display_name":"XOR gate","score":0.8431292176246643},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.5935038924217224},{"id":"https://openalex.org/keywords/adiabatic-process","display_name":"Adiabatic process","score":0.5351586937904358},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.4676995277404785},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.45353883504867554},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.44000816345214844},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.42712274193763733},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4134267568588257},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.41008704900741577},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3586311340332031},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3576280176639557},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2734353244304657},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.2620801329612732},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.24720928072929382},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2164587676525116},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.1306873857975006},{"id":"https://openalex.org/keywords/quantum-mechanics","display_name":"Quantum mechanics","score":0.06432563066482544}],"concepts":[{"id":"https://openalex.org/C28495749","wikidata":"https://www.wikidata.org/wiki/Q155516","display_name":"XOR gate","level":3,"score":0.8431292176246643},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.5935038924217224},{"id":"https://openalex.org/C109663097","wikidata":"https://www.wikidata.org/wiki/Q182453","display_name":"Adiabatic process","level":2,"score":0.5351586937904358},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.4676995277404785},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.45353883504867554},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.44000816345214844},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.42712274193763733},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4134267568588257},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41008704900741577},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3586311340332031},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3576280176639557},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2734353244304657},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.2620801329612732},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.24720928072929382},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2164587676525116},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.1306873857975006},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.06432563066482544},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icacci.2013.6637236","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icacci.2013.6637236","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8500000238418579}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W34744470","https://openalex.org/W196877078","https://openalex.org/W2146532505","https://openalex.org/W2187087132","https://openalex.org/W6686684873"],"related_works":["https://openalex.org/W2053517716","https://openalex.org/W2384229851","https://openalex.org/W2142391099","https://openalex.org/W1984321771","https://openalex.org/W2308335786","https://openalex.org/W2336540700","https://openalex.org/W2086855029","https://openalex.org/W2787635923","https://openalex.org/W2580446878","https://openalex.org/W2518599577"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"authors":[3],"have":[4,24],"investigated":[5],"the":[6,16,20,38,54,58,88,139,144,152,165],"appropriateness":[7],"of":[8,105,116,138],"adiabatic":[9],"circuit":[10,62,81,141,153,166],"design":[11],"techniques":[12],"aiming":[13],"to":[14,86,169],"reduce":[15],"power":[17,59,93,104,115,125,145],"dissipation":[18],"by":[19],"VLSI":[21],"circuits.":[22],"Authors":[23],"implemented/proposed":[25],"CPL":[26],"based":[27,98],"Adiabatic":[28],"Gated":[29],"(CPLAG)":[30],"XOR":[31,45,99],"gate":[32,46,100],"which":[33],"can":[34],"be":[35,170],"synchronized":[36],"with":[37,57],"reference":[39],"clock":[40,126],"signal.":[41],"The":[42,61,80,95,124],"implemented":[43,96],"CPLAG":[44,97],"is":[47,63,83,149,167],"analyzed":[48,65],"for":[49,53,66,70],"different":[50,67,77,159],"voltage":[51],"levels":[52],"capacitance":[55,130],"involved":[56],"dissipation.":[60],"also":[64,84],"temperature":[68,160],"gradients":[69],"its":[71],"functional":[72],"and":[73,91,113],"operational":[74],"robustness":[75],"in":[76],"operating":[78],"conditions.":[79],"operation":[82],"tested":[85],"resetting":[87],"output":[89],"node":[90],"associated":[92],"data.":[94],"has":[101],"minimum":[102],"dissipated":[103],"3.52\u00d710":[106],"<sup":[107,118,132],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[108,119,133],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">-11</sup>":[109],"W":[110,121],"at":[111,122,156],"1v":[112],"maximum":[114,129],"6.10\u00d710":[117],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">-10</sup>":[120],"5v.":[123],"path":[127],"offers":[128],"1.40\u00d710":[131],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">10</sup>":[134],"F":[135],"contributing":[136],"22%":[137],"total":[140],"capacitance.":[142],"From":[143],"delay":[146],"product":[147],"it":[148],"found":[150,168],"that":[151],"best":[154],"performs":[155],"2v":[157],"across":[158],"ranges.":[161],"After":[162],"rigorous":[163],"testing":[164],"functionally":[171],"successful.":[172]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}