{"id":"https://openalex.org/W2071858375","doi":"https://doi.org/10.1109/icacci.2013.6637235","title":"An optimum ADC output word length selection for low power communication architectures","display_name":"An optimum ADC output word length selection for low power communication architectures","publication_year":2013,"publication_date":"2013-08-01","ids":{"openalex":"https://openalex.org/W2071858375","doi":"https://doi.org/10.1109/icacci.2013.6637235","mag":"2071858375"},"language":"en","primary_location":{"id":"doi:10.1109/icacci.2013.6637235","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icacci.2013.6637235","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109625752","display_name":"N. Alivelu Manga","orcid":null},"institutions":[{"id":"https://openalex.org/I134892692","display_name":"Chaitanya Bharathi Institute of Technology","ror":"https://ror.org/047ymzq84","country_code":"IN","type":"education","lineage":["https://openalex.org/I134892692"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"N. Alivelu Manga","raw_affiliation_strings":["Dept of ECE, CBIT, Hyderabad, Andhra Pradesh, India","[Dept of ECE, CBIT, Hyderabad, India]"],"affiliations":[{"raw_affiliation_string":"Dept of ECE, CBIT, Hyderabad, Andhra Pradesh, India","institution_ids":["https://openalex.org/I134892692"]},{"raw_affiliation_string":"[Dept of ECE, CBIT, Hyderabad, India]","institution_ids":["https://openalex.org/I134892692"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046449784","display_name":"M. Madhavi Latha","orcid":"https://orcid.org/0000-0003-2512-810X"},"institutions":[{"id":"https://openalex.org/I10874241","display_name":"Jawaharlal Nehru Technological University, Hyderabad","ror":"https://ror.org/002tchr49","country_code":"IN","type":"education","lineage":["https://openalex.org/I10874241"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"M. Madhavi Latha","raw_affiliation_strings":["JNTUH, Hyderabad, Andhra Pradesh, India","Dept. of ECE, JNTUH, Hyderabad, India"],"affiliations":[{"raw_affiliation_string":"JNTUH, Hyderabad, Andhra Pradesh, India","institution_ids":["https://openalex.org/I10874241"]},{"raw_affiliation_string":"Dept. of ECE, JNTUH, Hyderabad, India","institution_ids":["https://openalex.org/I10874241"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5109625752"],"corresponding_institution_ids":["https://openalex.org/I134892692"],"apc_list":null,"apc_paid":null,"fwci":0.5995,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.69859422,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"569","last_page":"574"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6818407773971558},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.596932053565979},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5864481329917908},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5765135288238525},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5349090695381165},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5226243138313293},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4562777578830719},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.41592735052108765},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4118623733520508},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39185401797294617},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.33143770694732666},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31009793281555176},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17734640836715698},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.12194690108299255}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6818407773971558},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.596932053565979},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5864481329917908},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5765135288238525},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5349090695381165},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5226243138313293},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4562777578830719},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.41592735052108765},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4118623733520508},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39185401797294617},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.33143770694732666},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31009793281555176},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17734640836715698},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.12194690108299255},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icacci.2013.6637235","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icacci.2013.6637235","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W329030700","https://openalex.org/W1977850862","https://openalex.org/W2013054060","https://openalex.org/W2045068376","https://openalex.org/W2078782167","https://openalex.org/W2133758917","https://openalex.org/W2166826179","https://openalex.org/W2167445846","https://openalex.org/W3148648505","https://openalex.org/W6611253274"],"related_works":["https://openalex.org/W2355622827","https://openalex.org/W3004362061","https://openalex.org/W4297665406","https://openalex.org/W2364622490","https://openalex.org/W2042515040","https://openalex.org/W2383986884","https://openalex.org/W2356141508","https://openalex.org/W2749962643","https://openalex.org/W2390807153","https://openalex.org/W2538906952"],"abstract_inverted_index":{"Low":[0],"power":[1,38,72,149],"Very":[2],"Large":[3],"Scale":[4],"Integration":[5],"(VLSI)":[6],"design":[7,39,59],"for":[8,102,113,160],"communication":[9,18,135],"applications":[10,136],"is":[11,96,111,156],"key":[12],"technology":[13],"area,":[14],"driving":[15],"current":[16],"mobile":[17],"and":[19,43,64,100,117,158],"wireless":[20],"networking":[21],"sectors.":[22],"The":[23,89,109,153],"decades":[24],"of":[25,70,79,133,169],"research":[26],"in":[27,98,105],"Complementary":[28],"Metal":[29],"Oxide":[30],"Semiconductor":[31],"(CMOS)":[32],"VLSI":[33],"technologies":[34],"could":[35],"achieve":[36,49,164],"low":[37,50],"procedures":[40],"at":[41,56,174],"transistor":[42],"circuit":[44],"level":[45,58,87],"design.":[46],"To":[47],"further":[48],"power,":[51],"the":[52,71,77,85,165],"researchers":[53],"are":[54],"looking":[55],"system":[57,86],"by":[60,75,151],"adopting":[61],"suitable":[62],"algorithms":[63],"architectures.":[65],"This":[66],"paper":[67],"illustrates":[68],"one":[69],"optimization":[73],"techniques,":[74],"reducing":[76],"number":[78],"ADC":[80,91],"output":[81],"bits,":[82],"while":[83],"considering":[84],"parameters.":[88],"dynamic":[90],"word":[92],"length":[93],"optimizer":[94],"(WLO)":[95],"prototyped":[97],"VHDL":[99],"verified":[101,159],"its":[103,128],"functionality":[104],"practical":[106],"signal":[107],"conditions.":[108],"architecture":[110],"synthesized":[112],"Spartan-6":[114],"SX45T":[115],"FPGA":[116],"results":[118],"demonstrate":[119],"maximum":[120],"clock":[121],"speeds":[122],"up":[123],"to":[124,163],"200":[125],"MHz,":[126],"ensuring":[127],"compatibility":[129],"with":[130,137,145],"all":[131],"types":[132],"wideband":[134],"high":[138],"speed":[139],"ADCs.":[140],"Power":[141],"analysis":[142],"carried":[143],"out":[144],"Xpower":[146],"tool":[147],"show":[148],"reduction":[150],"40%.":[152],"proposed":[154],"WLO":[155],"simulated":[157],"BPSK":[161],"demodulation,":[162],"theoretical":[166],"BER":[167],"limit":[168],"10":[170],"<sup":[171],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[172],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">-5</sup>":[173],"9.5":[175],"dB":[176],"SNR":[177],"value.":[178]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}