{"id":"https://openalex.org/W2592023703","doi":"https://doi.org/10.1109/ic3ina.2016.7863017","title":"Performance evaluation of Stratix V DE5-Net FPGA board for high performance computing","display_name":"Performance evaluation of Stratix V DE5-Net FPGA board for high performance computing","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2592023703","doi":"https://doi.org/10.1109/ic3ina.2016.7863017","mag":"2592023703"},"language":"en","primary_location":{"id":"doi:10.1109/ic3ina.2016.7863017","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ic3ina.2016.7863017","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on Computer, Control, Informatics and its Applications (IC3INA)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074290432","display_name":"Iman Firmansyah","orcid":"https://orcid.org/0000-0001-5180-8964"},"institutions":[{"id":"https://openalex.org/I146399215","display_name":"University of Tsukuba","ror":"https://ror.org/02956yf07","country_code":"JP","type":"education","lineage":["https://openalex.org/I146399215"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Iman Firmansyah","raw_affiliation_strings":["Tsukuba Daigaku, Tsukuba, Ibaraki, JP"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsukuba Daigaku, Tsukuba, Ibaraki, JP","institution_ids":["https://openalex.org/I146399215"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060442383","display_name":"Yoshiki Yamaguchi","orcid":"https://orcid.org/0000-0001-9744-8271"},"institutions":[{"id":"https://openalex.org/I146399215","display_name":"University of Tsukuba","ror":"https://ror.org/02956yf07","country_code":"JP","type":"education","lineage":["https://openalex.org/I146399215"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yoshiki Yamaguchi","raw_affiliation_strings":["Center for Computational Sciences, University of Tsukuba, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Computational Sciences, University of Tsukuba, Japan","institution_ids":["https://openalex.org/I146399215"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020716792","display_name":"Taisuke Boku","orcid":"https://orcid.org/0000-0001-8730-2228"},"institutions":[{"id":"https://openalex.org/I146399215","display_name":"University of Tsukuba","ror":"https://ror.org/02956yf07","country_code":"JP","type":"education","lineage":["https://openalex.org/I146399215"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Taisuke Boku","raw_affiliation_strings":["Center for Computational Sciences, University of Tsukuba, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Computational Sciences, University of Tsukuba, Japan","institution_ids":["https://openalex.org/I146399215"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I146399215"],"apc_list":null,"apc_paid":null,"fwci":0.2241,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.46182532,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"23","last_page":"27"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9125000238418579,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9125000238418579,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9068999886512756,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.9699820280075073},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.815118134021759},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8039311170578003},{"id":"https://openalex.org/keywords/pci-express","display_name":"PCI Express","score":0.6846016049385071},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.46939224004745483},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.46040260791778564},{"id":"https://openalex.org/keywords/supercomputer","display_name":"Supercomputer","score":0.44418448209762573},{"id":"https://openalex.org/keywords/general-purpose-computing-on-graphics-processing-units","display_name":"General-purpose computing on graphics processing units","score":0.4441225826740265},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4417308568954468},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.43905436992645264},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3717721104621887},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.09603723883628845},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09207767248153687}],"concepts":[{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.9699820280075073},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.815118134021759},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8039311170578003},{"id":"https://openalex.org/C64270927","wikidata":"https://www.wikidata.org/wiki/Q206924","display_name":"PCI Express","level":3,"score":0.6846016049385071},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.46939224004745483},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.46040260791778564},{"id":"https://openalex.org/C83283714","wikidata":"https://www.wikidata.org/wiki/Q121117","display_name":"Supercomputer","level":2,"score":0.44418448209762573},{"id":"https://openalex.org/C50630238","wikidata":"https://www.wikidata.org/wiki/Q971505","display_name":"General-purpose computing on graphics processing units","level":3,"score":0.4441225826740265},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4417308568954468},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.43905436992645264},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3717721104621887},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.09603723883628845},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09207767248153687},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ic3ina.2016.7863017","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ic3ina.2016.7863017","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on Computer, Control, Informatics and its Applications (IC3INA)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2006167304","https://openalex.org/W2007126154","https://openalex.org/W2029960270","https://openalex.org/W2066459403","https://openalex.org/W2264337508","https://openalex.org/W4233937284","https://openalex.org/W6658228179","https://openalex.org/W6693180885"],"related_works":["https://openalex.org/W2547453516","https://openalex.org/W1998739673","https://openalex.org/W2003235352","https://openalex.org/W1564576805","https://openalex.org/W3168922388","https://openalex.org/W2529352579","https://openalex.org/W4230934384","https://openalex.org/W2008781517","https://openalex.org/W2751299506","https://openalex.org/W3131505613"],"abstract_inverted_index":{"FPGA,":[0],"or":[1,54],"Field":[2],"Programmable":[3],"Gate":[4],"Array,":[5],"has":[6],"been":[7,67],"widely":[8],"used":[9],"for":[10,47,88,131],"several":[11],"applications":[12],"such":[13],"as":[14,78,80],"digital":[15],"signal":[16],"and":[17,28,39,61,104,128,134],"image":[18],"processing,":[19,21,25],"video":[20],"software-defined":[22],"radio,":[23],"radar":[24],"medical":[26],"imaging":[27],"so":[29],"on.":[30],"Currently,":[31],"with":[32],"the":[33,69,76,84,102,110,122],"significance":[34],"growth":[35],"of":[36,52,83,112],"parallel":[37],"computing":[38,41,50,73],"cloud":[40],"application,":[42],"FPGA":[43,77,86,94,116],"provides":[44],"another":[45],"solution":[46],"high":[48,71],"performance":[49,72,111,124,138],"instead":[51],"CPU":[53],"GPGPU":[55],"due":[56],"to":[57,108],"its":[58],"hardware":[59],"parallelism":[60],"low":[62],"power":[63],"consuming.":[64],"We":[65],"have":[66],"developing":[68],"heterogeneous":[70],"that":[74,121],"utilize":[75],"well":[79],"GPU.":[81],"One":[82],"implemented":[85],"boards":[87],"this":[89,98],"purpose":[90],"is":[91],"Stratix":[92,113],"V":[93,114],"from":[95],"Altera.":[96],"In":[97],"paper,":[99],"we":[100],"performed":[101],"test":[103],"computation":[105,137],"using":[106],"OpenCL":[107],"evaluate":[109],"DE5-Net":[115],"board.":[117],"The":[118],"results":[119],"showed":[120],"maximum":[123],"achieved":[125],"6.4":[126],"GBytes/s":[127],"81":[129],"GFlops":[130],"PCIe":[132],"throughput":[133],"1-D":[135],"FFT":[136],"respectively.":[139]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}