{"id":"https://openalex.org/W2187264706","doi":"https://doi.org/10.1109/ic3.2015.7346724","title":"Modeling of DG-Tunnel FET for low power VLSI circuit design","display_name":"Modeling of DG-Tunnel FET for low power VLSI circuit design","publication_year":2015,"publication_date":"2015-08-01","ids":{"openalex":"https://openalex.org/W2187264706","doi":"https://doi.org/10.1109/ic3.2015.7346724","mag":"2187264706"},"language":"en","primary_location":{"id":"doi:10.1109/ic3.2015.7346724","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ic3.2015.7346724","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 Eighth International Conference on Contemporary Computing (IC3)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062429047","display_name":"Sunil Kumar","orcid":"https://orcid.org/0000-0002-9877-8157"},"institutions":[{"id":"https://openalex.org/I70971781","display_name":"Dr. B. R. Ambedkar National Institute of Technology Jalandhar","ror":"https://ror.org/03xt0bg88","country_code":"IN","type":"education","lineage":["https://openalex.org/I70971781"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Sunil Kumar","raw_affiliation_strings":["Dept. of ECE, National InstituteTechnology Jalandhar, Jalandhar, Punjab, India"],"affiliations":[{"raw_affiliation_string":"Dept. of ECE, National InstituteTechnology Jalandhar, Jalandhar, Punjab, India","institution_ids":["https://openalex.org/I70971781"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068185732","display_name":"Balwinder Raj","orcid":"https://orcid.org/0000-0002-3065-6313"},"institutions":[{"id":"https://openalex.org/I70971781","display_name":"Dr. B. R. Ambedkar National Institute of Technology Jalandhar","ror":"https://ror.org/03xt0bg88","country_code":"IN","type":"education","lineage":["https://openalex.org/I70971781"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Balwinder Raj","raw_affiliation_strings":["VLSI Design Lab, Dept. of ECE, National Institute Technology Jalandhar, (Punjab), India"],"affiliations":[{"raw_affiliation_string":"VLSI Design Lab, Dept. of ECE, National Institute Technology Jalandhar, (Punjab), India","institution_ids":["https://openalex.org/I70971781"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5062429047"],"corresponding_institution_ids":["https://openalex.org/I70971781"],"apc_list":null,"apc_paid":null,"fwci":0.1973,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.59176284,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"44","issue":null,"first_page":"455","last_page":"458"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10361","display_name":"Silicon Carbide Semiconductor Technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/tunnel-field-effect-transistor","display_name":"Tunnel field-effect transistor","score":0.6503039598464966},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6251701712608337},{"id":"https://openalex.org/keywords/double-gate","display_name":"Double gate","score":0.6143966913223267},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.6096564531326294},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5552171468734741},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5440669655799866},{"id":"https://openalex.org/keywords/field-effect-transistor","display_name":"Field-effect transistor","score":0.5398783683776855},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4667409062385559},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4476965665817261},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4152737259864807},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.41179513931274414},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.41040802001953125},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4058288037776947},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.34521132707595825},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.2838380038738251},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2797205150127411},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.2517971396446228}],"concepts":[{"id":"https://openalex.org/C2775945429","wikidata":"https://www.wikidata.org/wiki/Q17139821","display_name":"Tunnel field-effect transistor","level":5,"score":0.6503039598464966},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6251701712608337},{"id":"https://openalex.org/C3019885731","wikidata":"https://www.wikidata.org/wiki/Q48087455","display_name":"Double gate","level":5,"score":0.6143966913223267},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.6096564531326294},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5552171468734741},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5440669655799866},{"id":"https://openalex.org/C145598152","wikidata":"https://www.wikidata.org/wiki/Q176097","display_name":"Field-effect transistor","level":4,"score":0.5398783683776855},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4667409062385559},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4476965665817261},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4152737259864807},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.41179513931274414},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.41040802001953125},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4058288037776947},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.34521132707595825},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.2838380038738251},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2797205150127411},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.2517971396446228},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ic3.2015.7346724","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ic3.2015.7346724","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 Eighth International Conference on Contemporary Computing (IC3)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W2009624223","https://openalex.org/W2039841656","https://openalex.org/W2073932165","https://openalex.org/W2101317125","https://openalex.org/W2104025711","https://openalex.org/W2110584581","https://openalex.org/W2111959064","https://openalex.org/W2126810113","https://openalex.org/W2127180025","https://openalex.org/W2129680670","https://openalex.org/W2131862714","https://openalex.org/W2141137685","https://openalex.org/W2145890257","https://openalex.org/W2161273685","https://openalex.org/W2168137928","https://openalex.org/W2171295989","https://openalex.org/W2510343448","https://openalex.org/W3103279136","https://openalex.org/W6725214848"],"related_works":["https://openalex.org/W3210333679","https://openalex.org/W3156653457","https://openalex.org/W1975037717","https://openalex.org/W3207381769","https://openalex.org/W3205297129","https://openalex.org/W4244661732","https://openalex.org/W3164323316","https://openalex.org/W4250228938","https://openalex.org/W639766903","https://openalex.org/W2729121841"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,25,42,48,52,56],"analytical":[4,60],"potential":[5,27,34],"modeling":[6,61],"of":[7,30,58],"Double":[8],"Gate":[9],"(DG)":[10],"Tunnel":[11],"Field":[12],"Effect":[13],"Transistor":[14],"(TFET)":[15],"at":[16],"50":[17],"nm":[18],"channel":[19,26,33,38,53],"length.":[20],"In":[21],"this":[22],"model":[23],"approach":[24,62],"is":[28],"sum":[29],"a":[31,36],"long":[32],"and":[35],"short":[37],"perturbation":[39],"along":[40],"with":[41,67],"whole":[43],"structure":[44],"rather":[45],"than":[46],"just":[47],"Si/SiO2":[49],"interface":[50],"or":[51],"centre.":[54],"For":[55],"validation":[57],"our":[59,65,72],"we":[63],"compared":[64],"result":[66],"reported":[68],"data":[69],"which":[70],"verify":[71],"proposed":[73],"design.":[74]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}