{"id":"https://openalex.org/W2181728865","doi":"https://doi.org/10.1109/ic3.2015.7346716","title":"Unified approach for Performance Evaluation and Debug of System on Chip at early design phase","display_name":"Unified approach for Performance Evaluation and Debug of System on Chip at early design phase","publication_year":2015,"publication_date":"2015-08-01","ids":{"openalex":"https://openalex.org/W2181728865","doi":"https://doi.org/10.1109/ic3.2015.7346716","mag":"2181728865"},"language":"en","primary_location":{"id":"doi:10.1109/ic3.2015.7346716","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ic3.2015.7346716","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 Eighth International Conference on Contemporary Computing (IC3)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034375717","display_name":"Nishit Gupta","orcid":null},"institutions":[{"id":"https://openalex.org/I4210121746","display_name":"Ministry of Electronics and Information Technology","ror":"https://ror.org/02z31cn83","country_code":"IN","type":"government","lineage":["https://openalex.org/I4210121746"]},{"id":"https://openalex.org/I2799351866","display_name":"Government of India","ror":"https://ror.org/036h6g940","country_code":"IN","type":"government","lineage":["https://openalex.org/I2799351866"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Nishit Gupta","raw_affiliation_strings":["Department of Electronics & Information Technology, Ministry of Communications and Information Technology, Government of India, New Delhi, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics & Information Technology, Ministry of Communications and Information Technology, Government of India, New Delhi, India","institution_ids":["https://openalex.org/I4210121746","https://openalex.org/I2799351866"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017065824","display_name":"Sunil Alag","orcid":null},"institutions":[{"id":"https://openalex.org/I4210121746","display_name":"Ministry of Electronics and Information Technology","ror":"https://ror.org/02z31cn83","country_code":"IN","type":"government","lineage":["https://openalex.org/I4210121746"]},{"id":"https://openalex.org/I2799351866","display_name":"Government of India","ror":"https://ror.org/036h6g940","country_code":"IN","type":"government","lineage":["https://openalex.org/I2799351866"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sunil Alag","raw_affiliation_strings":["Department of Electronics & Information Technology, Ministry of Communications and Information Technology, Government of India, New Delhi, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics & Information Technology, Ministry of Communications and Information Technology, Government of India, New Delhi, India","institution_ids":["https://openalex.org/I4210121746","https://openalex.org/I2799351866"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5034375717"],"corresponding_institution_ids":["https://openalex.org/I2799351866","https://openalex.org/I4210121746"],"apc_list":null,"apc_paid":null,"fwci":0.646,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.70262233,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"85","issue":null,"first_page":"410","last_page":"415"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.8452692031860352},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8322765827178955},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7796227931976318},{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.5634663701057434},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.551699697971344},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.48872923851013184},{"id":"https://openalex.org/keywords/adaptability","display_name":"Adaptability","score":0.4776272177696228},{"id":"https://openalex.org/keywords/profiling","display_name":"Profiling (computer programming)","score":0.4715685248374939},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4685947000980377},{"id":"https://openalex.org/keywords/abstraction-layer","display_name":"Abstraction layer","score":0.4479300379753113},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.43233582377433777},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3631356954574585},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.289013147354126},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.114199697971344}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.8452692031860352},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8322765827178955},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7796227931976318},{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.5634663701057434},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.551699697971344},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.48872923851013184},{"id":"https://openalex.org/C177606310","wikidata":"https://www.wikidata.org/wiki/Q5674297","display_name":"Adaptability","level":2,"score":0.4776272177696228},{"id":"https://openalex.org/C187191949","wikidata":"https://www.wikidata.org/wiki/Q1138496","display_name":"Profiling (computer programming)","level":2,"score":0.4715685248374939},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4685947000980377},{"id":"https://openalex.org/C147358964","wikidata":"https://www.wikidata.org/wiki/Q1200992","display_name":"Abstraction layer","level":3,"score":0.4479300379753113},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.43233582377433777},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3631356954574585},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.289013147354126},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.114199697971344},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ic3.2015.7346716","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ic3.2015.7346716","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 Eighth International Conference on Contemporary Computing (IC3)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W154106227","https://openalex.org/W1536710422","https://openalex.org/W2120346621","https://openalex.org/W2128106436","https://openalex.org/W2137009711","https://openalex.org/W2149103875","https://openalex.org/W2151174323","https://openalex.org/W2157772069","https://openalex.org/W2167813198","https://openalex.org/W2168497347","https://openalex.org/W3150294762","https://openalex.org/W4244608721","https://openalex.org/W4252858011","https://openalex.org/W6606274320"],"related_works":["https://openalex.org/W1525398417","https://openalex.org/W2149449165","https://openalex.org/W2119788505","https://openalex.org/W1831349210","https://openalex.org/W2552808814","https://openalex.org/W2143185107","https://openalex.org/W4248763817","https://openalex.org/W2059569687","https://openalex.org/W1576344679","https://openalex.org/W4238487776"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,49,144],"novel":[4],"approach":[5,70,117],"for":[6],"System":[7],"Level":[8,37],"Debug":[9],"and":[10,18,57,66,104,126],"Performance":[11],"Evaluation":[12],"that":[13,114],"exploits":[14],"the":[15,32,73,82,88,109,115],"signal":[16,65,105],"level":[17,106],"clock":[19,102],"cycle":[20,103],"accuracy":[21,79,107],"existing":[22],"in":[23,45,48,60,80,122,143],"Bus":[24],"Cycle":[25],"Accurate":[26],"hardware":[27],"IP":[28],"models":[29],"along":[30],"with":[31,76,101,147],"advantages":[33],"of":[34,132,134],"untimed":[35],"Transaction":[36],"Modeling.":[38],"The":[39,97,136],"developed":[40,137],"toolset":[41,138],"can":[42,139],"be":[43,141],"integrated":[44],"SoC":[46,74],"simulations":[47],"nonintrusive":[50],"manner":[51],"which":[52,81],"secretly":[53],"embeds":[54],"performance":[55],"figures":[56],"debug":[58],"information":[59],"dumped":[61],"simulation":[62,127],"database":[63],"at":[64,108,149],"transaction":[67],"level.":[68],"Proposed":[69],"suggests":[71],"modeling":[72],"components":[75,98],"only":[77],"functional":[78],"computational":[83],"delays":[84],"are":[85,99],"added":[86],"using":[87],"timing":[89],"features":[90],"provided":[91],"by":[92,129],"event":[93],"based":[94],"SystemC":[95],"kernel.":[96],"modeled":[100],"interface.":[110],"Profiling":[111],"results":[112],"shows":[113],"proposed":[116],"outperforms":[118],"several":[119],"state-of-art":[120],"methodologies":[121],"terms":[123],"accuracy,":[124],"adaptability":[125],"speed":[128],"an":[130],"order":[131],"magnitude":[133],"102.":[135],"effectively":[140],"used":[142],"co-simulation":[145],"environment":[146],"IPs":[148],"different":[150],"abstraction":[151],"levels.":[152]},"counts_by_year":[{"year":2016,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}