{"id":"https://openalex.org/W3039104464","doi":"https://doi.org/10.1109/i2mtc43012.2020.9129275","title":"A Resource-saving Method for Implementation of High-Performance Time-to-Digital Converters in FPGA","display_name":"A Resource-saving Method for Implementation of High-Performance Time-to-Digital Converters in FPGA","publication_year":2020,"publication_date":"2020-05-01","ids":{"openalex":"https://openalex.org/W3039104464","doi":"https://doi.org/10.1109/i2mtc43012.2020.9129275","mag":"3039104464"},"language":"en","primary_location":{"id":"doi:10.1109/i2mtc43012.2020.9129275","is_oa":false,"landing_page_url":"https://doi.org/10.1109/i2mtc43012.2020.9129275","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Instrumentation and Measurement Technology Conference (I2MTC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037820115","display_name":"Xiaoguang Kong","orcid":"https://orcid.org/0000-0002-6211-5052"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoguang Kong","raw_affiliation_strings":["Department of Modern Physics, University of Science and Technology of China (USTC), Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Modern Physics, University of Science and Technology of China (USTC), Hefei, China","institution_ids":["https://openalex.org/I126520041"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100334350","display_name":"Yonggang Wang","orcid":"https://orcid.org/0000-0002-4204-0073"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yonggang Wang","raw_affiliation_strings":["Department of Modern Physics, University of Science and Technology of China (USTC), Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Modern Physics, University of Science and Technology of China (USTC), Hefei, China","institution_ids":["https://openalex.org/I126520041"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102365884","display_name":"Zhengqi Song","orcid":null},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhengqi Song","raw_affiliation_strings":["Department of Modern Physics, University of Science and Technology of China (USTC), Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Modern Physics, University of Science and Technology of China (USTC), Hefei, China","institution_ids":["https://openalex.org/I126520041"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005637139","display_name":"Xiaoyu Zhou","orcid":"https://orcid.org/0000-0003-0893-5719"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyu Zhou","raw_affiliation_strings":["Department of Modern Physics, University of Science and Technology of China (USTC), Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Modern Physics, University of Science and Technology of China (USTC), Hefei, China","institution_ids":["https://openalex.org/I126520041"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Jianming Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianming Lin","raw_affiliation_strings":["Department of Modern Physics, University of Science and Technology of China (USTC), Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Modern Physics, University of Science and Technology of China (USTC), Hefei, China","institution_ids":["https://openalex.org/I126520041"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036378440","display_name":"Jie Kuang","orcid":null},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jie Kuang","raw_affiliation_strings":["Department of Modern Physics, University of Science and Technology of China (USTC), Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Modern Physics, University of Science and Technology of China (USTC), Hefei, China","institution_ids":["https://openalex.org/I126520041"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I126520041"],"apc_list":null,"apc_paid":null,"fwci":0.7154,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.60236936,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":93,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12216","display_name":"Network Time Synchronization Technologies","score":0.9926000237464905,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.867990255355835},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.6505956053733826},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6155866980552673},{"id":"https://openalex.org/keywords/timestamp","display_name":"Timestamp","score":0.5899131298065186},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.5378998517990112},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5006260871887207},{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"Time-to-digital converter","score":0.4914325475692749},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.4884111285209656},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4874758720397949},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4618259072303772},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4534561336040497},{"id":"https://openalex.org/keywords/interpolation","display_name":"Interpolation (computer graphics)","score":0.4250001311302185},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.401737779378891},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.24052682518959045},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21479451656341553},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1764400601387024},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1745103895664215},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.09235402941703796},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.09224125742912292},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.09061986207962036}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.867990255355835},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.6505956053733826},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6155866980552673},{"id":"https://openalex.org/C113954288","wikidata":"https://www.wikidata.org/wiki/Q186885","display_name":"Timestamp","level":2,"score":0.5899131298065186},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.5378998517990112},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5006260871887207},{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.4914325475692749},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.4884111285209656},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4874758720397949},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4618259072303772},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4534561336040497},{"id":"https://openalex.org/C137800194","wikidata":"https://www.wikidata.org/wiki/Q11713455","display_name":"Interpolation (computer graphics)","level":3,"score":0.4250001311302185},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.401737779378891},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.24052682518959045},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21479451656341553},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1764400601387024},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1745103895664215},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.09235402941703796},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.09224125742912292},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.09061986207962036},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/i2mtc43012.2020.9129275","is_oa":false,"landing_page_url":"https://doi.org/10.1109/i2mtc43012.2020.9129275","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Instrumentation and Measurement Technology Conference (I2MTC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","score":0.5,"display_name":"Decent work and economic growth"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1615624772","https://openalex.org/W1971772932","https://openalex.org/W2518056209","https://openalex.org/W2585403490","https://openalex.org/W2753663502","https://openalex.org/W2801337475","https://openalex.org/W2901370896","https://openalex.org/W6756529279"],"related_works":["https://openalex.org/W2392571380","https://openalex.org/W2093215079","https://openalex.org/W1607618451","https://openalex.org/W2623205115","https://openalex.org/W2098122476","https://openalex.org/W2373066471","https://openalex.org/W2387780492","https://openalex.org/W2366583186","https://openalex.org/W2151127663","https://openalex.org/W3039104464"],"abstract_inverted_index":{"In":[0,71],"field":[1],"programmable":[2],"gate":[3],"array":[4],"(FPGA)":[5],"based":[6],"time-to-digital":[7],"converters":[8],"(TDC),":[9],"the":[10,16,20,33,47,78,97,138,151,159,173,179],"prevailing":[11],"time":[12,50],"interpolation":[13],"is":[14,27,167,182],"propagating":[15,49],"hit":[17],"signal":[18],"along":[19],"tapped":[21],"delay":[22],"line":[23],"(TDL),":[24],"which":[25,59,147],"status":[26],"sampled":[28],"to":[29,76,86,95,134,150,169,184],"be":[30,170],"encoded":[31],"as":[32],"sub-clock":[34],"timestamp.":[35],"The":[36,162],"TDLs":[37,52],"in":[38,61,112,154],"all":[39],"current":[40],"TDC":[41,98,107,181,191],"designs":[42],"have":[43,109],"lengths":[44],"that":[45,186],"guarantee":[46],"total":[48],"on":[51],"larger":[53],"than":[54],"one":[55],"system":[56],"clock":[57],"period,":[58],"results":[60],"a":[62,87,113],"more":[63],"complicated":[64],"encoder":[65],"and":[66,83,137],"unnecessary":[67],"logic":[68,165],"resource":[69],"consumption.":[70],"this":[72],"paper,":[73],"we":[74],"propose":[75],"shorten":[77],"TDL":[79],"length":[80],"by":[81],"half":[82],"combine":[84],"it":[85],"novel":[88],"bubble-proof":[89],"encoding":[90],"scheme":[91],"with":[92,121],"an":[93,122],"aim":[94],"make":[96],"resource-saving":[99,176],"without":[100],"losing":[101],"any":[102],"performance.":[103],"Such":[104],"two":[105],"identical":[106],"channels":[108],"been":[110],"implemented":[111,153],"Xilinx":[114],"Kintex-7":[115],"FPGA.":[116],"Their":[117],"performances":[118],"are":[119,148],"evaluated":[120],"average":[123],"RMS":[124],"precision":[125],"of":[126,141,164,172,178],"9.7":[127],"ps":[128],"for":[129],"measuring":[130],"time-intervals":[131],"from":[132],"0":[133],"20":[135],"ns":[136],"measurement":[139],"throughput":[140],"277":[142],"M":[143],"events":[144],"per":[145],"second,":[146],"equivalent":[149],"TDCs":[152],"our":[155],"previous":[156],"work":[157],"using":[158],"long":[160],"TDLs.":[161],"consumption":[163],"resources":[166],"demonstrated":[168],"80%":[171],"original.":[174],"This":[175],"advantage":[177],"proposed":[180],"important":[183],"applications":[185],"require":[187],"highly":[188],"integrated":[189],"multi-channel":[190],"systems.":[192]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2021,"cited_by_count":2}],"updated_date":"2026-08-12T21:12:35.861297","created_date":"2025-10-10T00:00:00"}