{"id":"https://openalex.org/W1503843164","doi":"https://doi.org/10.1109/i2mtc.2015.7151516","title":"Constant-rate clock recovery and jitter measurement on deep memory waveforms using dataflow","display_name":"Constant-rate clock recovery and jitter measurement on deep memory waveforms using dataflow","publication_year":2015,"publication_date":"2015-05-01","ids":{"openalex":"https://openalex.org/W1503843164","doi":"https://doi.org/10.1109/i2mtc.2015.7151516","mag":"1503843164"},"language":"en","primary_location":{"id":"doi:10.1109/i2mtc.2015.7151516","is_oa":false,"landing_page_url":"https://doi.org/10.1109/i2mtc.2015.7151516","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Instrumentation and Measurement Technology Conference (I2MTC) Proceedings","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064402826","display_name":"Yanzhou Liu","orcid":"https://orcid.org/0000-0002-8318-7119"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yanzhou Liu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Maryland, College Park, MD, USA","[Department of Electrical and Computer Engineering, University of Maryland College Park, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Maryland, College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]},{"raw_affiliation_string":"[Department of Electrical and Computer Engineering, University of Maryland College Park, USA]","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071954106","display_name":"Lee Barford","orcid":"https://orcid.org/0000-0003-0938-914X"},"institutions":[{"id":"https://openalex.org/I4210115805","display_name":"Keysight Technologies (United States)","ror":"https://ror.org/02903cd17","country_code":"US","type":"company","lineage":["https://openalex.org/I4210115805"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lee Barford","raw_affiliation_strings":["Keysight Laboratories Keysight Technologies, Inc., Reno, NV, USA","Keysight Laboratories, Keysight Technologies, Inc., Reno, NV USA"],"affiliations":[{"raw_affiliation_string":"Keysight Laboratories Keysight Technologies, Inc., Reno, NV, USA","institution_ids":["https://openalex.org/I4210115805"]},{"raw_affiliation_string":"Keysight Laboratories, Keysight Technologies, Inc., Reno, NV USA","institution_ids":["https://openalex.org/I4210115805"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038036261","display_name":"Shuvra S. Bhattacharyya","orcid":"https://orcid.org/0000-0001-7719-1106"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shuvra S. Bhattacharyya","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Maryland, College Park, MD, USA","[Department of Electrical and Computer Engineering, University of Maryland College Park, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Maryland, College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]},{"raw_affiliation_string":"[Department of Electrical and Computer Engineering, University of Maryland College Park, USA]","institution_ids":["https://openalex.org/I66946132"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5064402826"],"corresponding_institution_ids":["https://openalex.org/I66946132"],"apc_list":null,"apc_paid":null,"fwci":1.2919,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.78651888,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1590","last_page":"1595"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9305682182312012},{"id":"https://openalex.org/keywords/waveform","display_name":"Waveform","score":0.8874492645263672},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.7967271208763123},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7573412656784058},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4518839120864868},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.43545156717300415},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4206628203392029},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3762054145336151},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3598501682281494},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2271079123020172},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11260005831718445},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09754812717437744}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9305682182312012},{"id":"https://openalex.org/C197424946","wikidata":"https://www.wikidata.org/wiki/Q1165717","display_name":"Waveform","level":3,"score":0.8874492645263672},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.7967271208763123},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7573412656784058},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4518839120864868},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.43545156717300415},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4206628203392029},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3762054145336151},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3598501682281494},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2271079123020172},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11260005831718445},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09754812717437744},{"id":"https://openalex.org/C554190296","wikidata":"https://www.wikidata.org/wiki/Q47528","display_name":"Radar","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/i2mtc.2015.7151516","is_oa":false,"landing_page_url":"https://doi.org/10.1109/i2mtc.2015.7151516","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Instrumentation and Measurement Technology Conference (I2MTC) Proceedings","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W413739339","https://openalex.org/W568404513","https://openalex.org/W1491546977","https://openalex.org/W1592161825","https://openalex.org/W1963892452","https://openalex.org/W1969423031","https://openalex.org/W1981850946","https://openalex.org/W2031144446","https://openalex.org/W2087821870","https://openalex.org/W2149193369","https://openalex.org/W2158149088","https://openalex.org/W2471131303","https://openalex.org/W2561992868","https://openalex.org/W2611572863","https://openalex.org/W2938842873","https://openalex.org/W4256045815","https://openalex.org/W4300753678","https://openalex.org/W6682508856"],"related_works":["https://openalex.org/W2293118914","https://openalex.org/W2998381397","https://openalex.org/W4236419692","https://openalex.org/W2171015181","https://openalex.org/W3167919718","https://openalex.org/W4251718783","https://openalex.org/W4239447582","https://openalex.org/W1484403103","https://openalex.org/W2999668243","https://openalex.org/W2351812187"],"abstract_inverted_index":{"The":[0,117,170],"measurement":[1,65,160,172,195],"of":[2,14,73,101,130,144,193],"jitter":[3,47,64,175],"is":[4,87,136,197],"key":[5],"when":[6],"verifying":[7],"the":[8,24,74,79,85,99,102,110,133,167,174,180,203,206],"design":[9],"or":[10,21,50],"performing":[11],"manufacturing":[12],"test":[13],"ever":[15],"more":[16,32],"complex":[17],"digital":[18],"communications":[19],"circuitry":[20],"equipment.":[22],"As":[23,78],"requirements":[25],"for":[26,57,138,154],"bit":[27],"error":[28,196],"rates":[29],"(BER)":[30],"become":[31],"stringent":[33],"and":[34,42,63,68,82,148],"data":[35],"volumes":[36],"increase,":[37],"it":[38,91],"becomes":[39,95],"increasingly":[40],"important":[41],"interesting":[43],"to":[44,105,141,183,201],"measure":[45],"timing":[46],"in":[48,92,166,199],"long,":[49],"even":[51],"temporally":[52],"unbounded,":[53,88],"waveforms.":[54],"Previous":[55],"methods":[56],"doing":[58],"constant":[59],"rate":[60],"clock":[61],"recovery":[62],"required":[66],"storing":[67,90],"computing":[69],"on":[70,123],"all":[71],"samples":[72],"waveform":[75,80,86,112,208],"at":[76],"once.":[77],"grows,":[81],"especially":[83],"if":[84],"this":[89],"its":[93,128],"entirety":[94],"impractical.":[96],"We":[97],"demonstrate":[98],"transformation":[100],"previous":[103],"method":[104,108,119,135,182],"a":[106,142,190],"dataflow":[107,131],"where":[109],"entire":[111,207],"need":[113],"never":[114],"be":[115],"stored.":[116],"new":[118,134],"has":[120],"been":[121],"tested":[122],"actual":[124],"measured":[125],"data.":[126],"Through":[127],"incorporation":[129],"principles,":[132],"suitable":[137],"efficient":[139],"mapping":[140],"variety":[143],"platforms,":[145],"including":[146],"multicore":[147],"field":[149],"programmable":[150],"gate":[151],"array":[152],"platforms":[153],"high":[155],"performance":[156],"signal":[157],"processing.":[158],"Intermediate":[159],"results":[161],"converge":[162],"toward":[163],"those":[164],"obtained":[165],"original":[168,181],"method.":[169],"final":[171],"result,":[173],"standard":[176],"deviation,":[177],"agrees":[178],"with":[179],"within":[184],"well":[185],"under":[186],"one":[187],"percent.":[188],"Thus,":[189],"small":[191],"amount":[192],"additional":[194],"added":[198],"order":[200],"remove":[202],"restriction":[204],"that":[205],"fit":[209],"into":[210],"memory.":[211]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}