{"id":"https://openalex.org/W2134884523","doi":"https://doi.org/10.1109/i2mtc.2014.6860513","title":"Design and implementation of high-performance master/slave memory controller with microcontroller bus architecture","display_name":"Design and implementation of high-performance master/slave memory controller with microcontroller bus architecture","publication_year":2014,"publication_date":"2014-05-01","ids":{"openalex":"https://openalex.org/W2134884523","doi":"https://doi.org/10.1109/i2mtc.2014.6860513","mag":"2134884523"},"language":"en","primary_location":{"id":"doi:10.1109/i2mtc.2014.6860513","is_oa":false,"landing_page_url":"https://doi.org/10.1109/i2mtc.2014.6860513","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Instrumentation and Measurement Technology Conference (I2MTC) Proceedings","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058499583","display_name":"Shashisekhar Ramagundam","orcid":null},"institutions":[{"id":"https://openalex.org/I149292303","display_name":"Troy University","ror":"https://ror.org/029jj9438","country_code":"US","type":"education","lineage":["https://openalex.org/I149292303"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Shashisekhar Ramagundam","raw_affiliation_strings":["Department of Computer Science, College of Arts and Sciences, Troy University, Montgomery, AL 36103, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, College of Arts and Sciences, Troy University, Montgomery, AL 36103, USA","institution_ids":["https://openalex.org/I149292303"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103350095","display_name":"Sunil R. Das","orcid":null},"institutions":[{"id":"https://openalex.org/I149292303","display_name":"Troy University","ror":"https://ror.org/029jj9438","country_code":"US","type":"education","lineage":["https://openalex.org/I149292303"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sunil R. Das","raw_affiliation_strings":["Department of Computer Science, College of Arts and Sciences, Troy University, Montgomery, AL 36103, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, College of Arts and Sciences, Troy University, Montgomery, AL 36103, USA","institution_ids":["https://openalex.org/I149292303"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004353209","display_name":"Scott Morton","orcid":null},"institutions":[{"id":"https://openalex.org/I149292303","display_name":"Troy University","ror":"https://ror.org/029jj9438","country_code":"US","type":"education","lineage":["https://openalex.org/I149292303"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Scott Morton","raw_affiliation_strings":["Department of Computer Science, College of Arts and Sciences, Troy University, Montgomery, AL 36103, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, College of Arts and Sciences, Troy University, Montgomery, AL 36103, USA","institution_ids":["https://openalex.org/I149292303"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109483458","display_name":"Satyendra N. Biswas","orcid":null},"institutions":[{"id":"https://openalex.org/I332121957","display_name":"Kaziranga University","ror":"https://ror.org/00vadgf54","country_code":"IN","type":"education","lineage":["https://openalex.org/I332121957"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Satyendra N. Biswas","raw_affiliation_strings":["School of Engineering and Technology, Kaziranga University, Jorhat 785006, India"],"affiliations":[{"raw_affiliation_string":"School of Engineering and Technology, Kaziranga University, Jorhat 785006, India","institution_ids":["https://openalex.org/I332121957"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109331727","display_name":"Voicu Groza","orcid":null},"institutions":[{"id":"https://openalex.org/I153718931","display_name":"University of Ottawa","ror":"https://ror.org/03c4mmv16","country_code":"CA","type":"education","lineage":["https://openalex.org/I153718931"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Voicu Groza","raw_affiliation_strings":["School of Information Technology and Engineering, Faculty of Engineering, University of Ottawa, ON K1N 6N5, Canada"],"affiliations":[{"raw_affiliation_string":"School of Information Technology and Engineering, Faculty of Engineering, University of Ottawa, ON K1N 6N5, Canada","institution_ids":["https://openalex.org/I153718931"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008303398","display_name":"Mansour H. Assaf","orcid":"https://orcid.org/0000-0003-3052-9469"},"institutions":[{"id":"https://openalex.org/I44666525","display_name":"University of the South Pacific","ror":"https://ror.org/008stv805","country_code":"FJ","type":"education","lineage":["https://openalex.org/I44666525"]}],"countries":["FJ"],"is_corresponding":false,"raw_author_name":"Mansour H. Assaf","raw_affiliation_strings":["School of Engineering and Physics, University of the South Pacific, Suva 19128, Fiji"],"affiliations":[{"raw_affiliation_string":"School of Engineering and Physics, University of the South Pacific, Suva 19128, Fiji","institution_ids":["https://openalex.org/I44666525"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023904661","display_name":"Emil M. Petriu","orcid":"https://orcid.org/0000-0002-0274-1035"},"institutions":[{"id":"https://openalex.org/I153718931","display_name":"University of Ottawa","ror":"https://ror.org/03c4mmv16","country_code":"CA","type":"education","lineage":["https://openalex.org/I153718931"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Emil M. Petriu","raw_affiliation_strings":["School of Information Technology and Engineering, Faculty of Engineering, University of Ottawa, ON K1N 6N5, Canada"],"affiliations":[{"raw_affiliation_string":"School of Information Technology and Engineering, Faculty of Engineering, University of Ottawa, ON K1N 6N5, Canada","institution_ids":["https://openalex.org/I153718931"]}]}],"institutions":[],"countries_distinct_count":4,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5058499583"],"corresponding_institution_ids":["https://openalex.org/I149292303"],"apc_list":null,"apc_paid":null,"fwci":1.0344,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.81166097,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"10","last_page":"15"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9894999861717224,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9894999861717224,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9871000051498413,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9724000096321106,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7536818385124207},{"id":"https://openalex.org/keywords/microcontroller","display_name":"Microcontroller","score":0.6635448336601257},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6419944167137146},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6159722805023193},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.5594614148139954},{"id":"https://openalex.org/keywords/master/slave","display_name":"Master/slave","score":0.5100470185279846},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.48112478852272034},{"id":"https://openalex.org/keywords/system-bus","display_name":"System bus","score":0.4580707550048828},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.44899269938468933},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.4289494752883911},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.42056939005851746},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.41468241810798645},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.41372811794281006},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3794634938240051},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14588427543640137},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.11598074436187744},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07549417018890381}],"concepts":[{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7536818385124207},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.6635448336601257},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6419944167137146},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6159722805023193},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.5594614148139954},{"id":"https://openalex.org/C20454292","wikidata":"https://www.wikidata.org/wiki/Q735523","display_name":"Master/slave","level":2,"score":0.5100470185279846},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.48112478852272034},{"id":"https://openalex.org/C136321198","wikidata":"https://www.wikidata.org/wiki/Q2377054","display_name":"System bus","level":2,"score":0.4580707550048828},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.44899269938468933},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.4289494752883911},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.42056939005851746},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.41468241810798645},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.41372811794281006},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3794634938240051},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14588427543640137},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.11598074436187744},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07549417018890381},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/i2mtc.2014.6860513","is_oa":false,"landing_page_url":"https://doi.org/10.1109/i2mtc.2014.6860513","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Instrumentation and Measurement Technology Conference (I2MTC) Proceedings","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2140395285"],"related_works":["https://openalex.org/W1989716137","https://openalex.org/W2106652079","https://openalex.org/W1578470521","https://openalex.org/W2168402908","https://openalex.org/W2386568907","https://openalex.org/W1979890836","https://openalex.org/W2382679704","https://openalex.org/W2084135352","https://openalex.org/W834711173","https://openalex.org/W1751300046"],"abstract_inverted_index":{"The":[0,78,95],"on-chip":[1],"interconnection":[2],"system":[3],"known":[4],"as":[5],"advanced":[6],"microcontroller":[7],"bus":[8,38],"architecture":[9],"(AMBA)":[10],"is":[11,62,76,84],"a":[12,108],"well-established":[13],"open":[14],"specification":[15],"for":[16],"the":[17,27,30,66,81,87],"proper":[18],"management":[19],"of":[20,35,60,71,80,89,100],"functional":[21],"blocks":[22,99],"comprising":[23],"system-on-chips":[24],"(SOCs).":[25],"In":[26],"subject":[28],"paper,":[29],"design":[31],"and":[32,41,55,65,74,103],"implementation":[33],"details":[34],"AMBA":[36],"high-performance":[37],"(AHB)":[39],"master":[40,54,102],"slave":[42,56,104],"with":[43,57],"memory":[44],"controller":[45],"(MC)":[46],"interface":[47],"are":[48,105],"discussed.":[49],"A":[50],"bridge":[51],"between":[52],"AHB":[53,101],"supportive":[58],"application":[59],"MC":[61],"also":[63],"proposed":[64],"resultant":[67],"efficiency":[68],"in":[69],"respect":[70],"area":[72],"overhead":[73],"speed":[75],"provided.":[77],"realization":[79],"control":[82],"structure":[83],"based":[85],"on":[86,107],"concept":[88],"conventional":[90],"finite":[91],"state":[92],"machines":[93],"(FSMs).":[94],"intellectual":[96],"property":[97],"(IP)":[98],"implemented":[106],"Xilinx":[109],"Spartan3":[110],"field":[111],"programmable":[112],"gate":[113],"array":[114],"(FPGA)":[115],"chip":[116],"(3s50pq208-5).":[117]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}