{"id":"https://openalex.org/W2952795984","doi":"https://doi.org/10.1109/hst.2019.8740840","title":"QIF-Verilog: Quantitative Information-Flow based Hardware Description Languages for Pre-Silicon Security Assessment","display_name":"QIF-Verilog: Quantitative Information-Flow based Hardware Description Languages for Pre-Silicon Security Assessment","publication_year":2019,"publication_date":"2019-05-01","ids":{"openalex":"https://openalex.org/W2952795984","doi":"https://doi.org/10.1109/hst.2019.8740840","mag":"2952795984"},"language":"en","primary_location":{"id":"doi:10.1109/hst.2019.8740840","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hst.2019.8740840","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011794280","display_name":"Xiaolong Guo","orcid":"https://orcid.org/0000-0001-9896-9407"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiaolong Guo","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Florida"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Florida","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081696966","display_name":"Raj Gautam Dutta","orcid":"https://orcid.org/0000-0002-5686-5666"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Raj Gautam Dutta","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Florida"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Florida","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012948983","display_name":"Jiaji He","orcid":"https://orcid.org/0000-0003-1443-9279"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiaji He","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Florida"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Florida","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073054890","display_name":"Mark Tehranipoor","orcid":"https://orcid.org/0000-0003-4699-3231"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark M. Tehranipoor","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Florida"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Florida","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017464942","display_name":"Yier Jin","orcid":"https://orcid.org/0000-0002-8791-0597"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yier Jin","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Florida"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Florida","institution_ids":["https://openalex.org/I33213144"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I33213144"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":48,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"91","last_page":"100"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11241","display_name":"Advanced Malware Detection Techniques","score":0.9799000024795532,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8596618175506592},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6700679063796997},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.6409618258476257},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.5545823574066162},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.5370790958404541},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.523797869682312},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4964655041694641},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.4846389889717102},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.47583794593811035},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46737828850746155},{"id":"https://openalex.org/keywords/hardware-security-module","display_name":"Hardware security module","score":0.4391593337059021},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.4142843186855316},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3828144967556},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3781614601612091},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3503977358341217},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.2748633623123169},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.18546149134635925},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.174629807472229},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.16243839263916016},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.15665417909622192},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.14964130520820618},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.11238992214202881},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.10024377703666687}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8596618175506592},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6700679063796997},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.6409618258476257},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.5545823574066162},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.5370790958404541},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.523797869682312},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4964655041694641},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.4846389889717102},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.47583794593811035},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46737828850746155},{"id":"https://openalex.org/C39217717","wikidata":"https://www.wikidata.org/wiki/Q1432354","display_name":"Hardware security module","level":3,"score":0.4391593337059021},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.4142843186855316},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3828144967556},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3781614601612091},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3503977358341217},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2748633623123169},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.18546149134635925},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.174629807472229},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.16243839263916016},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.15665417909622192},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.14964130520820618},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.11238992214202881},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.10024377703666687},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hst.2019.8740840","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hst.2019.8740840","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","score":0.4000000059604645,"id":"https://metadata.un.org/sdg/16"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W140898647","https://openalex.org/W347636100","https://openalex.org/W1556212265","https://openalex.org/W1987983106","https://openalex.org/W2011712479","https://openalex.org/W2050869006","https://openalex.org/W2097151854","https://openalex.org/W2098393963","https://openalex.org/W2116236474","https://openalex.org/W2116469687","https://openalex.org/W2117550587","https://openalex.org/W2119966192","https://openalex.org/W2122049982","https://openalex.org/W2123097583","https://openalex.org/W2136296832","https://openalex.org/W2145936802","https://openalex.org/W2145937629","https://openalex.org/W2150619336","https://openalex.org/W2150928734","https://openalex.org/W2513454130","https://openalex.org/W2606854262","https://openalex.org/W2618973131","https://openalex.org/W4236770701","https://openalex.org/W4247198503","https://openalex.org/W4252504400","https://openalex.org/W4255344275","https://openalex.org/W6605674298","https://openalex.org/W6676933278","https://openalex.org/W6682184091"],"related_works":["https://openalex.org/W2498204369","https://openalex.org/W2284547673","https://openalex.org/W2543290882","https://openalex.org/W54894869","https://openalex.org/W1964556228","https://openalex.org/W3202607186","https://openalex.org/W3161112328","https://openalex.org/W2895905110","https://openalex.org/W1979534964","https://openalex.org/W2544421437"],"abstract_inverted_index":{"Hardware":[0],"vulnerabilities":[1,17],"are":[2,83,153],"often":[3],"due":[4],"to":[5,31,61,79,104,131,162,165],"design":[6,20,178,198,219],"mistakes":[7],"because":[8],"the":[9,19,36,54,57,66,106,144,149,156,215,218],"designer":[10],"does":[11],"not":[12,84],"sufficiently":[13],"consider":[14],"potential":[15],"security":[16,26,39,137,145,216],"at":[18,112],"stage.":[21],"As":[22],"a":[23,43,98,109,120,167,179],"result,":[24],"various":[25],"solutions":[27,76],"have":[28],"been":[29],"developed":[30],"protect":[32],"ICs,":[33],"among":[34],"which":[35,166],"language-based":[37,67],"hardware":[38,80,110,150],"verification":[40,47,64],"serves":[41],"as":[42],"promising":[44],"solution.":[45],"The":[46],"process":[48],"will":[49,170],"be":[50,171,207],"performed":[51],"while":[52],"compiling":[53],"HDL":[55],"of":[56,108,142,217],"design.":[58],"However,":[59],"similar":[60],"other":[62],"formal":[63],"methods,":[65],"approach":[68],"also":[69],"suffers":[70],"from":[71,189,203],"scalability":[72],"issue.":[73],"Furthermore,":[74],"existing":[75],"either":[77],"lead":[78],"overhead":[81],"or":[82,88,197],"designed":[85],"for":[86,181],"vulnerable":[87],"malicious":[89],"logic":[90],"detection.":[91],"To":[92,173],"alleviate":[93],"these":[94],"challenges,":[95],"we":[96,177],"propose":[97],"new":[99,157],"language":[100],"based":[101],"framework,":[102],"QIF-Verilog,":[103],"evaluate":[105],"trustworthiness":[107],"system":[111],"register":[113],"transfer":[114],"level":[115],"(RTL).":[116],"This":[117],"framework":[118],"introduces":[119],"quantified":[121],"information":[122,202],"flow":[123],"(QIF)":[124],"model":[125,169],"and":[126,159,183,191,210],"extends":[127],"Verilog":[128],"type":[129,158],"systems":[130],"provide":[132],"more":[133],"expressiveness":[134],"in":[135],"presenting":[136],"rules;":[138],"QIF":[139,168],"is":[140],"capable":[141],"checking":[143],"rules":[146],"given":[147],"by":[148,155],"designer.":[151],"Secrets":[152],"labeled":[154],"then":[160],"parsed":[161],"data":[163],"flow,":[164],"applied.":[172],"demonstrate":[174],"our":[175,212],"approach,":[176],"compiler":[180],"QIF-Verilog":[182],"perform":[184],"vulnerability":[185],"analysis":[186],"on":[187],"benchmarks":[188],"Trust-Hub":[190],"OpenCore.":[192],"We":[193],"show":[194],"that":[195,200,211],"Trojans":[196],"faults":[199],"leak":[201],"circuit":[204],"outputs":[205],"can":[206],"detected":[208],"automatically,":[209],"method":[213],"evaluates":[214],"correctly.":[220]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":10},{"year":2023,"cited_by_count":10},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":10},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}