{"id":"https://openalex.org/W2793592525","doi":"https://doi.org/10.1109/hst.2018.8383900","title":"Large scale RO PUF analysis over slice type, evaluation time and temperature on 28nm Xilinx FPGAs","display_name":"Large scale RO PUF analysis over slice type, evaluation time and temperature on 28nm Xilinx FPGAs","publication_year":2018,"publication_date":"2018-04-01","ids":{"openalex":"https://openalex.org/W2793592525","doi":"https://doi.org/10.1109/hst.2018.8383900","mag":"2793592525"},"language":"en","primary_location":{"id":"doi:10.1109/hst.2018.8383900","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hst.2018.8383900","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://pureadmin.qub.ac.uk/ws/files/148005570/HOST2018.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078533555","display_name":"Robert Hesselbarth","orcid":null},"institutions":[{"id":"https://openalex.org/I4210136922","display_name":"Fraunhofer Institute for Applied and Integrated Security","ror":"https://ror.org/03w0bbr97","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210136922","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Robert Hesselbarth","raw_affiliation_strings":["Fraunhofer Institute for Applied and Integrated Security (AISEC), Munich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fraunhofer Institute for Applied and Integrated Security (AISEC), Munich, Germany","institution_ids":["https://openalex.org/I4210136922"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024475988","display_name":"Florian Wilde","orcid":"https://orcid.org/0000-0002-8698-2206"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Florian Wilde","raw_affiliation_strings":["Technical University of Munich (TUM), Munich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technical University of Munich (TUM), Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089292929","display_name":"Chongyan Gu","orcid":"https://orcid.org/0000-0002-3028-8004"},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Chongyan Gu","raw_affiliation_strings":["Center for Secure Information Technologies (CSIT), Queen's University Belfast, Belfast, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Secure Information Technologies (CSIT), Queen's University Belfast, Belfast, UK","institution_ids":["https://openalex.org/I126231945"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048053456","display_name":"Neil Hanley","orcid":"https://orcid.org/0000-0002-2595-7648"},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Neil Hanley","raw_affiliation_strings":["Center for Secure Information Technologies (CSIT), Queen's University Belfast, Belfast, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Secure Information Technologies (CSIT), Queen's University Belfast, Belfast, UK","institution_ids":["https://openalex.org/I126231945"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":true,"cited_by_count":45,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"126","last_page":"133"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9939000010490417,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8396583795547485},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.8189007043838501},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6482678651809692},{"id":"https://openalex.org/keywords/physical-unclonable-function","display_name":"Physical unclonable function","score":0.6032114028930664},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5870468020439148},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5578480958938599},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5231298804283142},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.44751501083374023},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4412979483604431},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.44067588448524475},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35363394021987915},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.25414055585861206},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.21058440208435059},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1818612515926361},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.151800274848938},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.09115028381347656},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.08588933944702148}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8396583795547485},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.8189007043838501},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6482678651809692},{"id":"https://openalex.org/C8643368","wikidata":"https://www.wikidata.org/wiki/Q4046262","display_name":"Physical unclonable function","level":3,"score":0.6032114028930664},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5870468020439148},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5578480958938599},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5231298804283142},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.44751501083374023},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4412979483604431},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.44067588448524475},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35363394021987915},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.25414055585861206},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.21058440208435059},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1818612515926361},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.151800274848938},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.09115028381347656},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.08588933944702148},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1109/hst.2018.8383900","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hst.2018.8383900","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.qub.ac.uk/portal:publications/64522e67-41f8-4bb5-a3b8-28780f57655d","is_oa":true,"landing_page_url":"https://pure.qub.ac.uk/en/publications/64522e67-41f8-4bb5-a3b8-28780f57655d","pdf_url":"https://pureadmin.qub.ac.uk/ws/files/148005570/HOST2018.pdf","source":{"id":"https://openalex.org/S4306402319","display_name":"Research Portal (Queen's University Belfast)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I126231945","host_organization_name":"Queen's University Belfast","host_organization_lineage":["https://openalex.org/I126231945"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Hesselbarth , R , Wilde , F , Gu , C & Hanley , N 2018 , Large Scale RO PUF Analysis over Slice Type, Evaluation Time and Temperature on 28nm Xilinx FPGAs . in 2018 IEEE International Symposium on Hardware Oriented Security and Trust (HOST): Proceedings . Institute of Electrical and Electronics Engineers Inc. , pp. 126-133 , IEEE International Symposium on Hardware Oriented Security and Trust (HOST) , Washington DC , United States , 30/04/2018 . https://doi.org/10.1109/HST.2018.8383900","raw_type":"contributionToPeriodical"},{"id":"pmh:oai:fraunhofer.de:N-520316","is_oa":false,"landing_page_url":"http://publica.fraunhofer.de/documents/N-520316.html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400801","display_name":"Publikationsdatenbank der Fraunhofer-Gesellschaft (Fraunhofer-Gesellschaft)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4923324","host_organization_name":"Fraunhofer-Gesellschaft","host_organization_lineage":["https://openalex.org/I4923324"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Fraunhofer AISEC","raw_type":"Conference Paper"},{"id":"pmh:oai:mediatum.ub.tum.de:node/1444938","is_oa":true,"landing_page_url":"http://mediatum.ub.tum.de/node?id=1444938","pdf_url":null,"source":{"id":"https://openalex.org/S4377196330","display_name":"mediaTUM  (Technical University of Munich)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I62916508","host_organization_name":"Technical University of Munich","host_organization_lineage":["https://openalex.org/I62916508"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"article"},{"id":"pmh:oai:publica.fraunhofer.de:publica/403199","is_oa":false,"landing_page_url":"https://publica.fraunhofer.de/handle/publica/403199","pdf_url":null,"source":{"id":"https://openalex.org/S4306400318","display_name":"Fraunhofer-Publica (Fraunhofer-Gesellschaft)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4923324","host_organization_name":"Fraunhofer-Gesellschaft","host_organization_lineage":["https://openalex.org/I4923324"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference paper"}],"best_oa_location":{"id":"pmh:oai:pure.qub.ac.uk/portal:publications/64522e67-41f8-4bb5-a3b8-28780f57655d","is_oa":true,"landing_page_url":"https://pure.qub.ac.uk/en/publications/64522e67-41f8-4bb5-a3b8-28780f57655d","pdf_url":"https://pureadmin.qub.ac.uk/ws/files/148005570/HOST2018.pdf","source":{"id":"https://openalex.org/S4306402319","display_name":"Research Portal (Queen's University Belfast)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I126231945","host_organization_name":"Queen's University Belfast","host_organization_lineage":["https://openalex.org/I126231945"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Hesselbarth , R , Wilde , F , Gu , C & Hanley , N 2018 , Large Scale RO PUF Analysis over Slice Type, Evaluation Time and Temperature on 28nm Xilinx FPGAs . in 2018 IEEE International Symposium on Hardware Oriented Security and Trust (HOST): Proceedings . Institute of Electrical and Electronics Engineers Inc. , pp. 126-133 , IEEE International Symposium on Hardware Oriented Security and Trust (HOST) , Washington DC , United States , 30/04/2018 . https://doi.org/10.1109/HST.2018.8383900","raw_type":"contributionToPeriodical"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5}],"awards":[{"id":"https://openalex.org/G1816994784","display_name":null,"funder_award_id":"FP7/2007-2013","funder_id":"https://openalex.org/F4320333065","funder_display_name":"Seventh Framework Programme"},{"id":"https://openalex.org/G209546920","display_name":null,"funder_award_id":"FP7/2007","funder_id":"https://openalex.org/F4320333065","funder_display_name":"Seventh Framework Programme"},{"id":"https://openalex.org/G2241406505","display_name":null,"funder_award_id":"EP/R007187/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G3222288514","display_name":null,"funder_award_id":"608224","funder_id":"https://openalex.org/F4320333065","funder_display_name":"Seventh Framework Programme"},{"id":"https://openalex.org/G5445011987","display_name":null,"funder_award_id":"EP/K004379/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G6577499357","display_name":null,"funder_award_id":"EP/N508664/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G7485613527","display_name":null,"funder_award_id":"2007-2013","funder_id":"https://openalex.org/F4320333065","funder_display_name":"Seventh Framework Programme"},{"id":"https://openalex.org/G8913101186","display_name":null,"funder_award_id":"2016-0-00399","funder_id":"https://openalex.org/F4320335489","funder_display_name":"Institute for Information and Communications Technology Promotion"}],"funders":[{"id":"https://openalex.org/F4320321114","display_name":"Bundesministerium f\u00fcr Bildung und Forschung","ror":"https://ror.org/04pz7b180"},{"id":"https://openalex.org/F4320328359","display_name":"Ministry of Science and ICT, South Korea","ror":"https://ror.org/01wpjm123"},{"id":"https://openalex.org/F4320333065","display_name":"Seventh Framework Programme","ror":null},{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"},{"id":"https://openalex.org/F4320335489","display_name":"Institute for Information and Communications Technology Promotion","ror":"https://ror.org/01g0hqq23"}],"has_content":{"pdf":true,"grobid_xml":false},"content_urls":{"pdf":"https://content.openalex.org/works/W2793592525.pdf"},"referenced_works_count":20,"referenced_works":["https://openalex.org/W1520248614","https://openalex.org/W1602417809","https://openalex.org/W1765098860","https://openalex.org/W1922829621","https://openalex.org/W1968261083","https://openalex.org/W1990845788","https://openalex.org/W2000171858","https://openalex.org/W2063443456","https://openalex.org/W2116374153","https://openalex.org/W2126460857","https://openalex.org/W2130351941","https://openalex.org/W2148330234","https://openalex.org/W2153292994","https://openalex.org/W2169212403","https://openalex.org/W2174648984","https://openalex.org/W2402378155","https://openalex.org/W2623431170","https://openalex.org/W2785506110","https://openalex.org/W6631136416","https://openalex.org/W6712968685"],"related_works":["https://openalex.org/W2128735154","https://openalex.org/W2093731983","https://openalex.org/W2333684670","https://openalex.org/W2004058644","https://openalex.org/W2126460857","https://openalex.org/W2525030438","https://openalex.org/W2135064681","https://openalex.org/W4381744100","https://openalex.org/W2582407527","https://openalex.org/W3090320675"],"abstract_inverted_index":{"Runtime":[0],"accessible,":[1],"general":[2],"purpose,":[3],"secure":[4],"secret":[5],"storage":[6],"based":[7,78],"on":[8,28,67,79,149],"physical":[9],"unclonable":[10],"functions":[11],"(PUFs)":[12],"implemented":[13],"within":[14],"the":[15,22,37,96,116,127,150,155,168,174,185,219,225],"programmable":[16,30],"logic":[17,125],"fabric":[18],"is":[19,50,74,104,112],"one":[20],"of":[21,26,39,48,62,90,110,143,157,209],"most":[23],"interesting":[24],"applications":[25],"PUFs":[27,160],"field":[29],"gate":[31],"arrays":[32],"(FPGAs).":[33],"To":[34],"properly":[35],"evaluate":[36],"quality":[38],"a":[40,45,56,80,101],"PUF":[41],"design,":[42],"data":[43,98,226],"from":[44,94],"large":[46],"number":[47],"devices":[49],"required.":[51],"This":[52,73],"work":[53],"therefore":[54],"publishes":[55],"dataset":[57],"containing":[58],"100":[59,213],"repeated":[60],"measurements":[61],"6592":[63],"ring":[64,158],"oscillators":[65],"(ROs)":[66],"217":[68],"Xilinx":[69],"Artix-7":[70],"XC7A35T":[71],"FPGAs.":[72],"both":[75],"larger,":[76],"and":[77,108,132,177,187,203,212],"more":[81],"recent":[82],"technology":[83],"node":[84],"than":[85,147],"other":[86],"publicly":[87,99],"available":[88],"datasets":[89],"related":[91],"work.":[92],"Apart":[93],"making":[95],"raw":[97],"available,":[100],"thorough":[102],"analysis":[103],"performed.":[105],"The":[106,191],"location":[107],"type":[109],"slice":[111],"found":[113,178],"to":[114,135,173,181,199,218,223,230],"affect":[115],"RO":[117],"frequency":[118,128,142],"by":[119,129,166],"approx.":[120,130],"5":[121],"MHz,":[122],"fast":[123],"switching":[124],"decreases":[126],"10MHz,":[131],"ROs":[133],"adjacent":[134],"clock":[136],"routing":[137],"resources":[138],"showed":[139],"an":[140],"expected":[141],"20":[144],"MHz":[145],"less":[146],"others":[148],"device.":[151],"We":[152],"also":[153],"address":[154],"time-to-response":[156],"oscillator":[159],"(RO-PUFs),":[161],"which":[162],"can":[163],"be":[164,182,200,228],"large,":[165],"optimizing":[167],"evaluation":[169],"time":[170],"with":[171],"regard":[172],"measurement":[175],"precision":[176],"70.71":[179],"\u03bcs":[180],"optimal":[183],"for":[184,206],"device":[186],"architecture":[188],"under":[189],"test.":[190],"temperature":[192,207],"induced":[193],"bit":[194],"error":[195],"rate":[196],"was":[197],"estimated":[198],"3.5":[201],"%":[202,205],"5.8":[204],"differences":[208],"60":[210],"\u00b0C":[211,214],"respectively.":[215],"Finally,":[216],"access":[217],"FPGA":[220],"array":[221],"used":[222],"obtain":[224],"will":[227],"granted":[229],"interested":[231],"researchers.":[232]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":10},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":7},{"year":2020,"cited_by_count":8},{"year":2019,"cited_by_count":7},{"year":2018,"cited_by_count":3}],"updated_date":"2026-07-15T18:14:33.161393","created_date":"2025-10-10T00:00:00"}